Mechatronics

MME205: Advanced Microprocessor and

Microcontroller
Lecture #5: Interrupt In the 8085

Prepared by:
Dr. Ahmed Hassan M. Hassan
Associate Professor
dr.ahmed@mashreq.edu.sd

www.mashreq.edu.sd
 Interrupt In the 8085
Interrupt is a mechanism by which an I/O or an instruction can

suspend the normal execution of processor and get itself

serviced. Generally, a particular task is assigned to that

interrupt signal.

In the microprocessor based system the interrupts are used for

data transfer between the peripheral devices and the

microprocessor.
 Sequence of Actions

Control is returned to
The processing the instruction that
of the current follows the interrupted
instruction is instruction.
completed.

An interrupt machine A subroutine is executed

cycle is executed during which services the
The state of the interrupt I/O device.
which the PC is saved
and control is transferred MPU is saved.
to an appropriate memory If more than one I/O device is
location. The saved state of
associated with the location the microprocessor
transferred to, the highest is restored.
priority device requesting an
interrupt is identified
In simple words, Interrupt may be said as:

 The process starts from the I/O device

 The process is asynchronous.

 An interrupt is considered to be an emergency signal that

may be serviced.

 The Microprocessor may respond to it as soon as possible.

 INTERRUPT IN THE 8085 MICRO-
PROCESSOR

 When microprocessor receives any interrupt signal from peripheral(s)

which are requesting its services, it stops its current execution and

program control is transferred to a sub-routine by

generating CALL signal and after executing sub-routine by

generating RET signal again program control is transferred to main

program from where it had stopped.

 When microprocessor receives interrupt signals, it sends an

acknowledgement (INTA) to the peripheral which is requesting for its

service.
 CHANGES WHEN MICRO-PROCESSOR
IS INTERRUPTED:

 When the Microprocessor receives an interrupt signal, it

suspends the currently executing program and jumps to an

Interrupt Service Routine (ISR) to respond to the incoming

interrupt.

 Each interrupt will most probably have its own ISR.

 ISR: Is a small program or a routine that when executed

services the corresponding interrupting source is called as

an ISR. Each interrupt will most probably have its own ISR.
 Interrupt In The 8085
INTA
Interrupt

Save Disable Sent interrupts

Program Interrupts acknowledgement
Counter

Main
Go to
Routine Go back service
Routine
EI
RET
Get
Original
Program
Counter
 Interrupt

Software
Hardware RST 1, RST 2, RST
3, RST 4, RST 5,
RST 6, RST 7.

Maskable
Non- Maskable
RST7.5, RST6.5
TRAP
, RST5.5, INTR
 CLASSIFICATION OF INTERRUPTS

HARDWARE AND SOFTWARE INTERRUPTS

 When microprocessors receive interrupt signals

through pins (hardware) of microprocessor, they are
known as Hardware Interrupts. There are 5 Hardware
Interrupts in 8085 microprocessor. They are - INTR,
RST 7.5, RST 6.5, RST 5.5, TRAP

 Software Interrupts are those which are inserted in

between the program which means these are
mnemonics of microprocessor. There are 8 software
interrupts in 8085 microprocessor. They are–RST 0,
RST 1, RST 2, RST 3, RST 4, RST 5, RST 6, RST 7.
 CLASSIFICATION OF INTERRUPTS

 Interrupts can be classified into two types:

 Maskable Interrupts (Can be delayed or Rejected)

 Non-Maskable Interrupts (Cannot be delayed or rejected)

 Interrupts can also be classified into:

 Vectored (the address of the service routine is hard-wired)

 Non-vectored (the address of the service routine needs to be

supplied externally by the device)

 a) MASKABLE AND NON-MASKABLE INTERRUPTS:

Maskable Interrupts

 Maskable Interrupts are those which can be disabled or ignored by

the microprocessor.
 These interrupts are either edge-triggered or level-triggered, so they
can be disabled. INTR, RST 7.5, RST 6.5, RST 5.5 are maskable
interrupts in 8085 microprocessor.
MASKABLE INTERRUPTS
Non-Maskable Interrupts

 Non-Maskable Interrupts are those which cannot be disabled or

ignored by microprocessor. TRAP is a non-maskable interrupt. It
consists of both level as well as edge triggering and is used in
critical power failure conditions.
 MP completes its current machine cycle.
 There are two ways of redirecting the execution to the ISR
depending on whether the interrupt is vectored or non-
vectored.
 b) VECTORED AND NON-VECTORED INTERRUPTS

Vectored Interrupts

 Vectored Interrupts are those which have fixed vector address (starting

address of sub-routine) and after executing these, program control is

transferred to that address.

 Vector Addresses are calculated by the formula 8 * TYPE

Non-Vectored Interrupts

Non-Vectored Interrupts are those in which vector address is not

predefined. The interrupting device gives the address of sub-routine for
these interrupts. INTR is the only non-vectored interrupt in 8085
microprocessor.