You are on page 1of 2

Course-1: DFT Course

Module1:

Digital Basics and Verilog basics

Basic Linux commands

Module2:

Introduction To DFT, DFT Basics

ASIC Flow
DFT Basics

Chip Fabrication Process

ATE Basics
Module3:

Scan Insertion

Scan architecture overview


Scan Design Basics
Module 4:

Scan Golden Rules

Scan DRC Checks

Scan Insertion

Module 5:

Scan Compression

Basics/Need for Compression


Compression Techniques
Module 6:

On-Chip-Clocking

At-Speed Testing

Module 7:

Introduction To ATPG

ATPG Basics

Faults Collapsing

ATPG Algorithms
Module8:

Fault Models, Fault Classes

Fault Models,

Module 9:

ATPG DRC,

Fault Classes,

ATPG

Module 10:

Pattern Generation And Simulations

Simulation Basics

Module 11:

Atpg Simulations

Coverage Improvement

Module 12:

At- Speed ATPG And Simulations

At-Speed ATPG

Module 13:

LOC and LOS

At-Speed Simulations

Module14:

Simulations and Debugging

Scan Simulations Debug (no timing examples)

Fault Simulation

Module 15:

Revision of scan and ATPG

Doubt clarifications

Guidance for the institute project.

You might also like