You are on page 1of 1

reverse engineering

How we made DRAM


The emergence of dynamic random access memory (DRAM) in the 1970s had a huge impact on the future of
digital computing. Its inventor, Robert H. Dennard, explains how the drive for simplicity led to this breakthrough.

Robert H. Dennard

I
received my PhD from Carnegie Institute complicated drive schemes or an additional
of Technology in Pennsylvania in 1958 transistor to make a memory array function
and joined IBM Research in a period of properly. I kept working on different
rapid growth of mainframe computers. configurations for a few weeks until a
After completing several interesting ‘eureka’ moment — I realized that the stored
projects, in 1964 I joined a microelectronics charge could be read back out through the
group led by Dale Critchlow that same transistor from which it was written,
was developing a new metal–oxide– and it would create a small detectable signal
semiconductor (MOS) transistor on the data line. The cell had been reduced
technology and learning how to use it to do to a single transistor and a capacitor at the
computer functions in integrated circuits. intersection of two access lines (Fig. 1) and
The goal was to replace magnetic-core thus was much less complex than the six-
random access memory (RAM), which was transistor cell.
large, slow and power-hungry. We wanted My new memory idea was called the
to build RAM using integrated circuits with single-transistor cell because passive
six small MOS transistors in a flip-flop components, such as capacitors and
memory cell to store each bit. resistors, were not counted in those days. Fig. 1 | Schematic of DRAM from the original
A key event in my life occurred on 9 One of the characteristics of the single- 1968 patent. The schematic shows an exemplary
November 1966. I attended a large IBM transistor memory cell is that a small small memory array with nine cells. A signal
Research conference and was impressed by a leakage current in the transistor discharges on one of the vertical word lines turns on all
presentation given by Dick Matick, who was the capacitor in less than a second. (This the transistor switches (with gates 12G) in that
part of a group trying to improve magnetic- gives rise to the name ‘dynamic’, as the data column, connecting all the capacitors (labelled
core memory and keep that technology bit is stored only temporarily.) To preserve 14) to the lateral bit lines to either ‘write’ data
alive. They had a very simple memory cell, the data, each bit must be refreshed by from the bit line drivers or ‘read’ data into the
just a small square of thin-film magnetic reading it out and writing it back into sense amplifiers.
material between two copper lines on a each cell at certain intervals. Fortunately,
printed circuit board. I was inspired to find the storage time before the charge leaks
something as simple for the technology we off allows many useful memory accesses I introduced scaling principles for
were developing in the MOS group. between the refresh operations. MOS integrated circuits, which would
I went home that evening to my house In 1967, IBM filed for a patent on my later be referred to as Dennard scaling.
in Westchester County, New York, sat down single-transistor dynamic random access These showed how the transistors and
to admire the Croton Gorge view from my memory, which became known as DRAM. interconnect lines could be made with
living room sofa and continued thinking. I The patent (Fig. 1) was issued in 1968. In smaller dimensions, achieving faster circuit
considered the possibilities of using a small, 1970, Intel built the first commercially speed and much lower power consumption,
simple, MOS capacitor as a basic memory successful DRAM chip, called the 1103, when the power supply voltage is also
element, storing a bit of data as an electric using a three-transistor memory cell. By scaled down. The idea caught on, and
charge or no charge (binary 1 or 0). Each the mid-1970s, several manufacturers had the microelectronics industry strove for
memory cell in a two-dimensional memory introduced 4-kilobit DRAM chips based continual scaling, leading to the geometric
array would have a transistor connected on the single-transistor memory cell. growth in computer performance observed
to a data line to control writing the charge The simplicity and low power over the past four decades. DRAM was the
to the capacitor. In my initial thinking, consumption of DRAM changed the large-volume predictable product that drove
the capacitor was the gate of another computing industry. It allowed RAM to scaling. And, amazingly, today’s DRAM
transistor, and reading was accomplished by become very dense and inexpensive. As chips contain a million times more bits than
monitoring the current flow in that second a result, mainframe computers could be those first 4-kilobit chips that launched
transistor. Excited about this idea, I called equipped with relatively fast RAM to act as personal computers. ❐
my boss, Critchlow, even though it was a buffer to the increasing amount of data
getting late. He listened and then suggested stored on disk drives. This vastly sped up Robert H. Dennard
we talk about it tomorrow — he basically the process of accessing and using stored IBM Thomas J. Watson Research Center, Yorktown
told me to take two aspirin and call him in information. Just as important, DRAM was Heights, NY, USA.
the morning! combined with microprocessors to make e-mail: dennard@us.ibm.com
When morning came, I recognized that personal computers possible.
the idea was not as simple as I thought. At the International Electron Devices Published online: 13 June 2018
It required multiple access lines, with Meeting in Washington, DC in 1972, https://doi.org/10.1038/s41928-018-0091-3

372 Nature Electronics | VOL 1 | JUNE 2018 | 372 | www.nature.com/natureelectronics

© 2018 Macmillan Publishers Limited, part of Springer Nature. All rights reserved.

You might also like