You are on page 1of 6

Staple here

Reg. #: ___788-2018______ Section: ________ Name: __Abbas Hassan_________________

Department: ___Department of Computing___ Program: ____BSCS______________________

Assignment – 1
Computer Architecture and Organization

Announced Date: 20th April 2021 Due Date: 11th May 2021 Total Marks = 04
Teacher Name: Najmus Saher Shimail Marks Obtained = ____

Assignment Task:

Compare the computer systems evolved in past era like IAS, Commercial computers, IBM,
Computer Generations, IBM 360 Series, DEC PDP-8, Intel including Core Series, x86 Series
including Pentium Series.

Discuss the Architectural Design, Internal Organization, Processor Speed, Bus Architecture,
Pipelining technique, Internal Register, Memory etc.

COMPUTER SYSTEM EVOLUTION

IAS

The machine was developed by mathematician John von Neumann at the Institute for
Advanced Study (IAS). That is why its architecture came to be known as the “von Neumann”
architecture and has been the basis for virtually every machine designed since 1952. The
notion of storing both data and instructions in memory became known as the ‘stored
program concept’ to distinguish it from earlier methods of instructing a computer. The IAS
computer was designed for scientific calculations and it performed essential work for
atomic weapons program. The basic design of the IAS machine was copied in at least 17
places and given similar-sounding names, for example, the MANIAC at Los Alamos Scientific
Laboratory; the ILLIAC at the University of Illinois; the Johnniac at The Rand Corporation;
and the SILLIAC in Australia. Its features were;

 Data and information were stored in single read/write memory.


 Memory contents are addressable by the location.
 Instructions has sequential execution.
 ALU operates on binary data
 CU interprets instructions from memory and execution

Commercial Computers
Page 1 of 6
Reg. #: ___788-2018______ Section: ________ Name: __Abbas Hassan_________________

Department: ___Department of Computing___ Program: ____BSCS______________________


In 1947, the ENIAC computing system was built by John Mauchly and J. Presper Eckert.
Because of its electronic, as opposed to electromechanical, technology, it was over 1,000
times faster than any previous computer. Then one of the first successful commercial
computer UNIVAC I was built. It was designed by ERA, commissioned by US Navy. It had
high computing speed and stored 1 million bits on its magnetic drum. Then in ate 1950,
UNIVAC II was built. It was faster, had more memory, and compatibility than UNIVAC I.
Later, from the architecture of ERA 1101, 1100 series were developed for scientific
computations and text processing splits.

Computer Generations

 Vacuum tube - 1946-1957


 Transistor - 1958-1964
 Small scale integration - 1965
(Up to 100 devices on a chip)
 Medium scale integration - to 1971
(About 100-3,000 devices on a chip)
 Large scale integration - 1971-1977
(From 3,000 to 100,000 devices on a chip)
 Very large scale integration - 1978 -1991
(From 100,000 to 100,000,000 devices on a chip)
 Ultra large scale integration – 1991 – onwards
(Over 100,000,000 devices on a chip)

IBM 360 Series

IBM 360 series was introduced in 1964. System 360 family was the major event in the
history of computing. IBM was the first planned family of computers with identical
instruction sets and O/S. IBM had increasing speed, increasing number of I/O ports, and
increased memory size. It announced five models of System 360 with a variant performance
range and 40 entirely new peripherals. When IBM was launched, it made transition from
transistors to ICs. The cost of the series increased by the higher family member. The
differences among the family members were complexity of the circuitry of ALU that allows
parallel execution and the increased bus width allowing faster data transfer. The
architecture of the System 360 is still used for mainframes.

DEC PDP-8

Page 2 of 6
Reg. #: ___788-2018______ Section: ________ Name: __Abbas Hassan_________________

Department: ___Department of Computing___ Program: ____BSCS______________________


In 1964, two engineers Gordon Bell and Edson de Castro from Digital Equipment
Corporation (DEC) developed a small, general purpose computer and programmed it. This
was the first commercially successful minicomputer. The PDP-8 sold for $18,000, one-fifth
the price of a small IBM System/360 mainframe. It didn’t require air conditioned room and
because of its speed and size the PDP-8 was sold by thousand to plants, businesses and
laboratories. BUS structure was introduced in DEC PDP-8 for the first time.

INTEL

 In 1971, Intel 4004 was developed. It was developed for Busicam, a Japanese
calculator maker. It had 2250 transistors and could perform up to 90,000 operations
per second in four-bit chunks. It was a 4 bit microprocessor with all CPU components
on a single chip.
 Followed by the previous development, Intel designed Intel 8008 microprocessor in
1972. Both of the microprocessors were designed for specific applications. Intel 8008
was an 8 bit microprocessor and was a replacement for minicomputers in situations
that did not require high performance.
 In 1974, Intel 8080 was developed. It was the first Intel’s general purpose
microprocessor. The Intel 8080 could address four times as many bytes for a total of
64 kilobytes. It was five times faster than its predecessor, the Intel 8008.
 Intel’s 16 bit processors were introduced in the late 1970’s. The first 32 bit
processors were introduced in 1981 but Intel’s 32 bit processors arrived after 1985.
The 32 bit architecture is still used.

Page 3 of 6
Reg. #: ___788-2018______ Section: ________ Name: __Abbas Hassan_________________

Department: ___Department of Computing___ Program: ____BSCS______________________

PENTIUM

 8080
 First general purpose microprocessor
 8 bit data bus
 Used in first personal computer – Altair
 8086
 Much more powerful
 16 bit processor and bus
 Instruction cache, pre fetch few instructions
 8088 (8 bit external bus) used in first IBM PC
 80286
 16 Mbyte memory addressable
 up from 1Mb
 80386
 32 bit
 Support for multitasking
 80486
 Sophisticated powerful cache and instruction pipelining
 built in floating point co-processor
 Pentium
 Superscalar
 Multiple instructions executed in parallel
Page 4 of 6
Reg. #: ___788-2018______ Section: ________ Name: __Abbas Hassan_________________

Department: ___Department of Computing___ Program: ____BSCS______________________


 Pentium Pro
 Increased superscalar organization
 Aggressive register renaming
 Branch prediction
 Pentium II
 MMX technology
 Graphics, video & audio processing
 Pentium III
 Additional floating point instructions for 3D graphics
 Pentium 4
 Note Arabic rather than Roman numerals
 Further floating point and multimedia enhancements
 Itanium
 64 bit
 Itanium 2
 Hardware enhancements to increase speed

ARCHITECTURE DESIGN AND INTERNAL ORGANIZATION

 Fundamentally due to shrinking logic gate size, the hardware speed of the processor
increased. More gates, packed more tightly, increasing clock rate and propagation
time for signals reduced.
 The size and speed of cache increased. Due to the dedicating part of processor chip
cache access times drop significantly.
 Change in processor organization and architecture causes effective speed of
execution

PROCESSOR SPEED

Today’s personal computers has more computing power than a 1990 mainframe computer.
Much of this is gobbled up by bloated operating systems (e.g., Vista). But many PC
applications are only possible with great processing capability:

 Image processing
 Video Editing
 Speech recognition
 Simulation modelling

PIPELINING TECHNIQUE

Page 5 of 6
Reg. #: ___788-2018______ Section: ________ Name: __Abbas Hassan_________________

Department: ___Department of Computing___ Program: ____BSCS______________________


Pipelining is like an assembly line. Instructions are divided into many stages. When one
stage is completed, that circuitry is free to operate on the “next” instruction.

MEMORY

 Magnetic core memory was stored in a small iron ring that was usually assembled by
hand. Its reads were destructive.
 Semiconductor Memory was first developed in 1970. It was the size of a single core.
It had non-destructible reads that held 256 bits and was much faster than core.
 Cache memory is a fast memory that stores copies of data in slow main memory. It
can be on board (same chip as processor) or in separate chips.

Page 6 of 6

You might also like