You are on page 1of 38

FIGURE 3.1 System for illustrating Boolean applications to control.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.2 Solution for Example 3.5.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.3 Solution for Example 3.6.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.4 Generic model of a computer bus system.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.5 Tri-state buffers allow multiple signals to share a single digital line in the bus.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.6 A basic comparator compares voltages and produces a digital output.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.7 Diagram of a solution to Example 3.7.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.8 Many comparators use an open-collector output.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.9 A comparator output will “jiggle” when a noisy signal passes through the reference voltage level.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.10 A generic DAC diagram, showing typical input and output signals.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.10 (continued) A generic DAC diagram, showing typical input and output signals.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.11 A generic DAC diagram, showing typical input and output signals.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.12 A typical DAC is often implemented using a ladder network of resistors.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.13 A generic ADC diagram, showing typical input and output signals and noting the conversion time.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.14 A typical data-acquisition timing diagram using an ADC. The read operation may occur at any time after the end-of-
convert has been issued by the ADC.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.15 One common method of implementing an ADC is the successive approximation of parallel-feedback system using an
internal DAC.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.16 The dual-slope ADC uses an op amp integrator, comparator, and counter. This is commonly used in digital voltmeters.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.17 A typical timing diagram of a dual-slope ADC. Since both slopes depend upon R and C, the ADC output is independent
of the values of these components.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.18 Analog circuit for Example 3.19.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.19 Input signal for Example 3.20.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.20 The basic concept of a sample-and-hold circuit for use with the ADC.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.21 The sampled signal is literally “held” during the ADC conversion process.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.22 A S/H often uses a FET as an electronic switch.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.23 During (a) sampling and (b) holding, equivalent circuit resistance creates nonideal effects.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.24 An ADC can be interfaced directly to the computer bus if it has tri-state outputs. Address decoding is required so the
ADC can be operated by computer software.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.25 General diagram of a frequency-based analog-to-digital converter.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.26 The LM331 is a common voltage-to-frequency converter useful in frequency-based ADCs.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.27 The 555 timer is useful for generation of a frequency that depends upon resistance or capacity.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.28 Response from Example 3.24.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.29 Typical layout of a data-acquisition board for use in a personal computer expansion slot.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.30 An analog multiplexer acts as a multiposition switch for selecting particular inputs to the ADC.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.31 Software for data acquisition involves operations to start the ADC, test the EOC, and input the data.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.32 Solution to Example 3.25.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.33 The sampling rate can disguise actual signal details.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.34 Pressure data for Example 3.27.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.35 Linearization by table look-up can be accomplished by the operations in this flowchart.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.36 System for Problems 3.10 and 3.14.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.
FIGURE 3.37 System for Problem S3.3.

Copyright ©2006 by Pearson Education, Inc.


Curtis Johnson
Upper Saddle River, New Jersey 07458
Process Control Instrumentation Technology, 8e] All rights reserved.

You might also like