Professional Documents
Culture Documents
http://dx.doi.org/10.6113/JPE.2016.16.1.74
JPE 16-1-9 ISSN(Print): 1598-2092 / ISSN(Online): 2093-4718
Abstract
A new family of zero-voltage-transition converters with synchronous rectification is introduced in this study. Soft switching
condition for all the converter operating points is provided in the proposed converters. The reverse recovery losses of the rectifier
switch body diode are also eliminated. In comparison with the main switch voltage stress, the auxiliary switch voltage stress is
reduced significantly. The auxiliary switch does not need the floating gate drive. The auxiliary inductor is coupled with the main
converter inductor, and the leakage inductor is used as the resonance inductor. Thus, all inductors of the proposed converter can be
implemented on a single core. The other features of the proposed converters include no extra voltage and current stresses on the
main converter semiconductor elements. Theoretical analysis for a synchronous buck converter is presented in detail, and the
validity of the theoretical analysis is justified with the experimental results of a prototype buck converter with 180 W and 80 V to
30 V.
Key words: Coupled inductors, Synchronous converters, Synchronous rectifier, Zero voltage switching
© 2016 KIPE
Zero-Voltage-Transition Synchronous … 75
conventional power switches, low-voltage switches also II. CIRCUIT DESCRIPTION AND OPERATION
benefit from the low value of on-resistance RD(on), thereby The proposed ZVT synchronous buck converter is shown
resulting in low conduction losses. In the ZVT synchronous in Fig. 1(a). The main converter is composed of main switch
converters of [1], [2], [13], the voltage stress on the auxiliary Sm, SR switch SSR, output filter inductor L1 and output
switch is reduced to approximately half of the main switch capacitor filter C. The auxiliary circuit is composed of
voltage stress. The reverse recovery losses of the SR switch auxiliary switch Sa, rectifying diode Da, and inductor L2,
body diode are totally eliminated. However, the auxiliary which is coupled with the main inductor L1. The turn ratio of
switch in [1], [2], [11]-[13] needs a floating gate drive the coupled inductors L1 and L2 is n (L2 = n2 L1). The
because the source terminal of the auxiliary switch is not in auxiliary switch source terminal agrees with the input voltage
common with the input voltage source ground, thereby source ground. Hence, the auxiliary circuit does not need the
resulting in complexity of the gate drive circuit. The other floating gate drive. Fig. 1(b) illustrates that the coupled
ZVT technique is applied in [14]-[18] where coupled inductors can be modeled as a combination of an ideal
inductors are used. In [14]-[17], the auxiliary inductor is transformer with a corresponding turn ratio (n), magnetizing
coupled with the main converter inductor, and the leakage inductance (LM), and a leakage inductance (Llk). The
inductor is used as the resonance inductor. Thus, all converter magnetizing inductances LM and Llk are employed as the
inductors are implemented on a single core, thereby resulting converter main inductor and resonance inductor, respectively.
in significant reduction of the converter size. However, using The converter has eight operating modes in a switching cycle.
a coupled inductor in [14]-[17] results in increased auxiliary The equivalent circuits of each operating mode are shown in
switch voltage stress. In [17], the auxiliary switch is also Fig. 2, where the current arrows refer to the actual direction
turned off under a hard switching condition. In [18], a of the current. The key waveforms of the converter are
separate core is needed for the coupled inductor, thereby illustrated in Fig. 3. All elements are assumed ideal to
resulting in too many auxiliary elements. The auxiliary simplify the converter analysis. The magnetizing inductor
switch in [14]-[18] needs floating gate drive circuit. current and input voltage are also assumed constant in a
In this study, a new family of nonisolated synchronous switching cycle and equal to ILM and Vin, respectively.
converter is introduced. In the proposed converters, the Prior to the first mode, SSR is presumably conducting the
advantages of the ZVT converters of [13]-[17] are achieved. magnetizing inductor current (ILM), and all other
The SR diode reverse recovery losses are completely semiconductor devices are off. No current presumably flows
eliminated by applying the idea of [13], and soft switching in the windings of the ideal transformer in the model. The
condition is provided for the whole converter operating voltages across the primary (Vp) and secondary (Vs) windings
region without any extra voltage and current stresses on the are Vo and nVo, respectively.
main and SR switches. In this study, the analytical work is Mode 1: (t0 − t1) This mode starts by turning the auxiliary
conducted to design properly the converter for the whole switch Sa on. Thus, the secondary winding voltage of the
converter operation region. The auxiliary inductor is also ideal transformer (nVo) placed across Llk and Sa current starts
76 Journal of Power Electronics, Vol. 16, No. 1, January 2016
( I LM I Re v _ Re q ) Llk 1 1
Ton _ aux ( ) .(17)
n 2 Vo Vin Vo 2 0
Hence, the ZCS condition of the auxiliary switch at turn-off
is provided by tuning Ton_aux as formulated in Equ. (17). ILM
and Vin should be designed for the full load and minimum
values of the input voltage, respectively, to achieve ZCS
condition at the worst case operating condition. IRev_Req should
be extracted for the minimum value of the duty cycle, and ω0
is obtained from Equ. (5).
Similar to other DC–DC PWM converters, the proposed
converter employs the conventional controllers. The
schematic of the interface circuit is presented in Fig. 5, where
ΔTdelay and Ton_aux are obtained from
Equs. (16) and (17), to adapt the output pulse of a
conventional PWM controller to the proposed converter, and
ΔTdead_time is the dead time between the conduction time of Sm
and SSR when the snubber capacitor is discharged. This time is
set to the following one-quarter resonance period to guarantee
Fig. 5. Schematic of the interface circuit to adapt the output pulse that the main switch turns on when the snubber capacitor is
of the PWM controller to the proposed converter. discharged completely:
Tdead _ time . (18)
Thus, the following soft switching condition is achieved from 20
Equs. (14) and (15): The capacitor CS provides ZVS condition for the main and
( I LM I Re v _ Re q ) Llk SR switches at turn-off instant. Therefore, its value can be
Tdelay (t1 t 0 ) , (16)
n 2Vo selected similar to any snubber capacitor as follows [19]:
where ΔTdelay is the duration time between the auxiliary I swt f
C S C S _ min , (19)
switch turn-on and the SR switch turn-off. Consequently, the 2Vsw
ZVS condition of the main switch at turn-on and the where tf is the switch current fall time, ISW is the switch
elimination of the rectifying diode reverse recovery are current before turn-off, and VSW is the switch voltage after
provided by tuning ΔTdelay as formulated in Equ. (16). In Equ. turn-off. Similarly, the inductor Llk provides ZCS condition
(16), IRev_Req should be extracted for the minimum value of the for the auxiliary switch at turn-on instant. Its value can be
duty cycle. Equ. (16) indicates that ΔTdelay value depends on selected according to [19] as follows:
the value of the main inductor current ILM. In this case, a Vsw t r
feedback of the converter current value and a variable delay Llk Llk _ min , (20)
I sw
circuit are essential. In a conventional PWM current mode
where tr is the switch current rise time, ISW is the switch current
controller, the current feedback of the converter current value
after turn-on, and VSW is the switch voltage before turn-on. The
is available. However, the value of ΔTdelay can be adjusted for
obtained snubber values are the minimum values. In practice,
the full load condition when the value of ILM is at the
the snubber values should be larger than the minimum values
maximum value to avoid complexity. Thus, the current
to guarantee soft switching. However, obtaining a large Llk
feedback is not necessary, and a simple fixed value delay
results in long transient modes, as observed in Equ. (17).
circuit can be applied. Additional circulating current at light
Thus, conduction losses and limitations exist in duty cycle.
loads can be obtained by applying the fixed value of ΔTdelay.
According to Equ. (17), the following condition should be
The turn-on period of the auxiliary switch Ton_aux should be
satisfied
sufficient, in which the auxiliary switch current can be
( I LM I Re v _ Re q ) Llk 1 1
reduced to zero, to achieve the ZCS condition for the ( ) 0.2T , (21)
auxiliary switch at turn-off. Thus, Ton_aux should be greater n 2 Vo Vin Vo 20
than the duration time of the operating modes 1, 2, 3, and 4. where T is the converter switching period.
In this case, the duration time of mode 2 is estimated at Finally, the values of n must be selected. The voltage stress
one-quarter of the resonance period time, and the auxiliary on the auxiliary switch is equal to nVo. Thus, a small selection
switch current during mode 2 is assumed constant. Thus, the of n results in small values of auxiliary switches voltage
auxiliary switch turn-on period Ton_aux is obtained from Equs. stress. However, a small value of n reduces Llk value, which
(3), (5), (8), and (11) as follows: serves as the snubber inductor for the auxiliary switches. The
Zero-Voltage-Transition Synchronous … 79
value of n can be selected in the range of 1/3 to 1/2. B. Auxiliary Switch Timing Design
On the basis of the selected components, the values of Z0
IV. DESIGN EXAMPLE and ω0 are obtained from Equ. (5) as
TABLE I
COMPARISON OF LOSSES IN THE PROPOSED CONVERTER, REGULAR HARD SWITCHING CONVERTER, AND PREVIOUS ZVT CONVERTERS
(d) (e)
Fig. 9. Other family members of the proposed converter: (a) boost, (b) buck/boost, (c) cuk, (d) SEPIC, and (e) Zeta.
82 Journal of Power Electronics, Vol. 16, No. 1, January 2016
circuit of the proposed converter is simple because the [5] M. Rezvanyvardom, E. Adib, H. Farzanehfard, and M.
auxiliary switch does not need the floating gate drive circuit. Mohammadi, “Analysis, design and implementation of
zero-current transition interleaved boost converter,” IET
The converter efficiency curve is shown in Fig. 8. The
Power Electron., Vol. 5, No. 9, pp. 1804-1812, Nov. 2012.
efficiency of hard switching is for a regular synchronous [6] M. Ahmadi, M. R. Mohammadi, E. Adib, H. Farzanehfard,
buck converter with the same parameters with IRF540 as “Family of non-isolated zero current transition
their switches. bi-directional converters with one auxiliary switch,” IET
Power Electronics, Vol. 5, No. 2, pp. 158-165, Feb. 2012.
[7] M. R. Mohammadi and H. Farzanehfard, “Analysis of diode
VI. OTHER ZVT SYNCHRONOUS CONVERTERS reverse recovery effect on the improvement of
WITH COUPLED INDUCTORS soft-switching range in zero-voltage-transition bidirectional
converters,” IEEE Trans. Ind. Electron., Vol. 62, No. 3, pp.
Similar to the synchronous buck, this ZVT technique can 1471-1479, Mar. 2015.
be applied to other nonisolated synchronous converters to [8] M. Mahdavi and H. Farzanehfard, “A new zero voltage
transition bridgeless pfc with reduced conduction losses,”
improve their efficiency, as shown in Fig. 9. In all topology Journal Power Electronics, Vol. 9, No. 5, pp. 708-717, Sep.
variations, the auxiliary switch source terminal agrees with 2009.
the input voltage source ground. For other topologies, the [9] S. Abe and T. Ninomiya, “Comparison of active-clamp and
ZVT techniques applied to tapped-inductor DC-DC
theoretical operating modes are similar to the operation of the
converter with low voltage and large current,” Journal
synchronous buck converter explained in Section II. Thus, Power Electronics, Vol. 2, No. 3, pp. 199-205, Jul. 2002.
further explanation is not given. [10] I. D. Kim, S. Choi, E. C. Nho, and J. W. Ahn, “A simple
ZVT PWM single-phase rectifier with reduced conduction
loss and unity power factor,” Journal Power Electronics,
VII. CONCLUSION Vol. 7, No. 1, pp. 55-63, Jan. 2007.
[11] H.-T. Yang, J.-T. Liao, and X.-Y. Cheng
A family of ZVT synchronous converters is introduced. “Zero-voltage-transition auxiliary circuit with dual resonant
Theoretical analysis for a synchronous buck converter is tank for DC–DC converters with synchronous rectification,”
presented in detail. The theoretical analysis shows that the IET Power Electron., Vol. 6, No. 6, pp. 1157-1164, Jul.
2013.
ZVS condition of the main switch at turn-on and the [12] H. Mao, O. A. Rahman, and I. Batarseh,
elimination of the rectifying diode reverse recovery are “Zero-voltage-switching DC–DC converters with
provided by tuning the duration time between the auxiliary synchronous rectifiers,” IEEE Trans. Power Electron., Vol.
switch turn-on and the synchronous rectifier switch turn-off 23, No. 1, pp. 369-378, Jan. 2008.
[13] E. Adib and H. Farzanehfard, “Zero-voltage-transition
as formulated. The ZCS condition for the auxiliary switches
PWM converters with synchronous rectifier,” IEEE Trans.
at both turn-on and turn-off instants is achieved. Power Electron., Vol. 25, No. 1, pp. 105-110, Jan. 2010.
Consequently, high efficiency over a wide operating range is [14] N. Lakshminarasamma and V. Ramanarayanan, “A family
obtained. In addition, the auxiliary switches benefit from of auxiliary switch ZVS-PWM DC-DC converters with
low-voltage stress (nVo), and floating gate drive circuit is not coupled inductor,” IEEE Trans. Ind. Electron., Vol. 22, No.
5, pp. 2660-2665, Sep. 2006.
necessary. To validate the theoretical analysis, a 180 W, 80 V [15] M. R. Mohammadi, H. Farzanehfard, “New family of
to 30 V prototype of the converter at 100 kHz is implemented. zero-voltage-transition PWM bidirectional converters with
The auxiliary voltage stress is approximately 20% of the coupled inductors,” IEEE Trans. Ind. Electron., Vol. 59, No.
main switch voltage stress. Other family members of the 2, pp. 912-919, Feb. 2012.
proposed converters are presented. [16] M. R. Mohammadi and H. Farzanehfard, “A bidirectional
zero volt- age transition converter with coupled inductors,”
Power and Energy (PECon), 2010 IEEE International
REFERENCES Conference on, pp. 57-62, 2010.
[17] S.-S. Lee, “Step-down converter with efficient ZVS
[1] A. Asghari and H. Farzanehfard, “A driving scheme using a operation with load variation,” IEEE Trans. Ind. Electron.,
single control signal for a ZVT voltage driven synchronous Vol. 61, No. 1, pp. 591-597, Jan. 2014.
buck converter,” Journal Power Electronics, Vol. 14, No. 2, [18] S. Urgun, “Zero-voltage transition–zero-current transition
pp. 217-225, Mar. 2014. pulsewidth modulation DC–DC buck converter with
[2] A. Asghari and H. Farzanehfard, “Synchronous rectifier zero-voltage switching–zero-current switching auxiliary
driving circuit based on voltage-driven method with energy circuit,” IET Power Electron., Vol. 5, No. 5, pp. 627-634,
recovery,” IET Power Electronics, Vol. 7, No. 4, pp. May 2012.
765-774, Apr. 2014. [19] A. I. Pressman, Switching Power Supply Design, 2nd ed.
[3] S. Lee, S. Choi, and G. Moon, “High efficiency active New York: McGraw-Hill, 1998.
clamp forward converter with synchronous switch [20] R. W. Erickson, D. Maksimovic, Fundamentals of power
controlled ZVS operation,” Journal Power Electronics, Vol. electronics, 2nd ed., Springer, pp. 763-765, 2001.
6, No. 2, pp. 131-138, Apr. 2006. [21] E. Adib and H. Farzanehfard, “Soft switching bidirectional
[4] H.-L. Do, “Zero-voltage-switching synchronous buck dc–dc converter for ultracapacitor-batteries interface,”
converter with a coupled inductor,” IEEE Trans. Ind. Energy Convers. Manag., Vol. 50, No. 12, pp. 2879-2884,
Electron., Vol. 58, No. 8, pp. 3440, 3447, Aug. 2011 Dec. 2009.
Zero-Voltage-Transition Synchronous … 83
[22] H.-S. Kim, J.-W., M.-H. Ryu, J.-H. Kim, and J.-H. Jung,
“Passive lossless snubbers using the coupled inductor
method for the soft switching capability of boost PFC
rectifiers ,” Journal Power Electronics, Vol. 15, No. 2, pp.
366-377, Mar. 2015.