Professional Documents
Culture Documents
Applications
SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS
PARAMETER PARAMETER RATING UNITS
Peak Pulse Current (tp =8/20µs) IPP 6 A
Operating Supply Voltage (VDD-GND) VDC 6 V
ESD per IEC 61000-4-2 (Air) VESD 17 kV
ESD per IEC 61000-4-2 (Contact) 12
o
Lead Soldering Temperature TSOL 260 (10 sec.) C
o
Operating Temperature TOP -55 to +85 C
o
Storage Temperature TSTO -55 to +150 C
DC Voltage at any I/O pin VIO (GND – 0.5) to (VDD + 0.5) V
ELECTRICAL CHARACTERISTICS
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Reverse Stand-Off VRWM Pin 5 to pin 2, T=25 oC 5 V
Voltage
Reverse Leakage ILeak VRWM = 5V, T=25 oC, Pin 5 to pin 2 2 µA
Current
Channel Leakage ICH_Leak VPin 5 = 5V, VPin 2 = 0V, T=25 oC 1 µA
Current
Reverse Breakdown VBV IBV = 1mA, T=25 oC 6.2 V
Voltage Pin 5 to Pin 2
Forward Voltage VF IF = 15mA, T=25 oC 0.8 1 V
Pin 2 to Pin 5
Clamping Voltage VCL IPP=5A, tp=8/20µs, T=25 oC 8.1 9 V
Any Channel pin to Ground
ESD Holding Voltage Vhold IEC 61000-4-2 +6kV, T=25 oC, 13 V
Contact mode, Any Channel pin to
Ground.
Channel Input CIN Vpin5 = 5V, Vpin2 = 0V, VIN = 2.5V, f = 1.2 1.4 pF
Capacitance 1MHz, T=25 oC, Any Channel pin
to Ground
Channel to Channel CCROSS Vpin5 = 5V, Vpin2 = 0V, VIN = 2.5V, f = 0.1 0.12 pF
Input Capacitance 1MHz, T=25 oC , Between
Channel pins
Variation of Channel △CIN Vpin5 = 5V, Vpin2 = 0V, VIN = 2.5V, f = 0.04 0.06 pF
Input Capacitance 1MHz, T=25 oC , Channel_x pin to
Ground - Channel_y pin to Ground
Typical Characteristics
Power Derating Curve Clamping Voltage vs. Peak Pulse Current
110 10.0
100 9.5
90 9.0
% of Rated Power or IPP
Forward Voltage vs. Forward Current Typical Variation of CIN vs. VIN
5.0 2.0
4.5 1.8
4.0 1.6
Input Capacitance (pF)
Forward Voltage (V)
3.5 1.4
3.0 1.2
2.5 1.0
2.0 0.8
Waveform
1.5 Parameters: 0.6
1.0 µs
tr=8µ VDD = 5V, GND = 0V, f = 1MHz, T=25 oC,
0.4
I/O pin to GND pin td=20µµs µF chip capacitor between VDD and GND
0.1µ
0.5 0.2
0.0 0.0
4.5 5.0 5.5 6.0 6.5 7.0 0 1 2 3 4 5
Peak pulse Current (A) Input Voltage (V)
1.3 14
Input Capacitance (pF)
V_pulse
1.1 10 100ns +
TLP_I
TLP_V DUT
1.0 8 -
0.9 6
0.8 4
0.7 I/O to GND
VDD = 5V, GND = 0V, VIN = 2.5V, f = 1MHz, 2
0.6
0
0.5
20 40 60 80 100 120 0 2 4 6 8 10 12 14
Temperature (oC) Transmission Line Pulsing (TLP) Voltage (V)
I ESD2 I ESD1
D1
data line
+ L1 Protected
Vp
_ IC
VESD
+
D2 V CL
_
GND rail
Fig. 1 Application of positive ESD pulse between data line and GND rail.
1 6
AZC002-04S
VDD rail
GND rail
2 5 *Optional
µF
0.1µ
Chip Cap.
3 4
I/O 3 I/O 3
To To
data line Protected
I/O-port
Connector IC
I/O 4 data line I/O 4
V BUS V BUS
RT D+
USB
RT D_ Port1
CT CT
6
USB GND
Controller AZC002-04S
V BUS
1
CT CT
D+
RT USB
_ Port2
D
RT
GND GND
Fig. 3 ESD Protection scheme for dual USB ports by using AZC002-04S.
2. Audio Interface ESD Protection protection pins (such as pin 3 and pin 4) of
AZC002-04S. For the power pin (pin 5) of
For the audio interface, the Right/Left channel AZC002-04S, it should directly connect to the
and TMC terminals should be protected from the VDD power supply.
ESD stress. The AZC002-04S can be used for When ESD voltage pulse appears on the
the audio interface ESD protection. The ESD Right/Left channel or TMC terminals of audio
protection scheme for audio interface is shown in connector, the ESD pulse current will be
the Fig. 4. In the Fig. 4, the Right and Left discharged by AZC002-04S. Therefore, the
channels of audio connector are connected to Right/Left channel and TMC terminals of audio
ESD protection pins (such as pin 1 and pin 6) of chip are complementally protected with an
AZC002-04S. In addition, the TMC terminals of AZC002-04S.
audio connector are also connected to ESD
Right Channel
Left Channel
AZC002-04S
1 6
Audio Audio
2 5 VDD
Chip Connector
3 4
GND
3. Video (VGA) Interface ESD Protection of video interface should connect to the ESD
protection pin of AZC002-04S. The power pin
For the video (VGA) interface, the exposed (pin 5) of AZC002-04S just directly connected to
lines such as Red, Green, Blue, H-Sync, V-Sync, the VDD power supply.
DDC CLK, and DDC DAT lines for plug and When ESD voltage appears on the signal line,
monitors should be protected from the ESD the ESD pulse current will be discharged by
stress. The AZC002-04S also can be used for the AZC002-04S. Therefore, all exposed lines of
video (VGA) interface ESD protection. The ESD video interface are complementally protected
protection scheme for video (VGA) interface is with an AZC002-04S.
shown in the Fig. 5. In Fig. 5, each exposed line
1 6
AZC002-04S
GND
2 5 VDD
3 4
5 1
15 11
DDC CLK V -Sync H-Sync DDC DAT
1 6
AZC002-04S
GND
2 5 VDD
3 4
Fig. 5 ESD Protection scheme for video (VGA) interface by using AZC002-04S.
I/O
Clock
Reset SIM
VCC
GND
1 6
AZC002-04S
2 5
3 4
Mechanical Details
SOT23-6L
PACKAGE DIAGRAMS PACKAGE DIMENSIONS
TOP VIEW Millimeters Inches
Symbol
MIN. MAX. MIN. MAX.
A 1.45 0.057
A1 0 0.15 0.000 0.006
A2 0.9 1.3 0.035 0.051
b 0.3 0.5 0.012 0.020
c 0.08 0.21 0.003 0.008
D 2.72 3.12 0.107 0.123
E 1.4 1.8 0.055 0.071
E1 2.6 3 0.102 0.118
e 0.95BSC 0.037BSC
e1 1.9BSC 0.075BSC
L1 0.3 0.6 0.012 0.024
L 0.7REF 0.028REF
L2 0.25BSC 0.010BSC
SIDE VIEW Ɵ 0 8 0 8
Notes:
This dimension complies with JEDEC
LAND LAYOUT
Dimensions
Index Millimeter Inches
A 0.60 0.024
B 1.10 0.043
C 0.95 0.037
D 2.50 0.098
E 1.40 0.055
F 3.60 0.141
Notes:
This LAND LAYOUT is for reference
purposes only. Please consult your
manufacturing partners to ensure your
company’s PCB design guidelines are met.
MARKING CODE
S15X
C02X
C02XY AZC002-04S C02XY
AZC002-04S
C08XY
(Green part)
C02 = Device Code
X = Date Code
Y = Control Code
Ordering Information
PN# Material Type Reel size MOQ/internal box MOQ/carton
AZC002-04S.R7G Green T/R 7 inch 4 reel=12,000/box 6 box=72,000/carton
Revision History
Revision Modification Description
Revision 2006/12/08 Original Release.
Revision 2007/01/23 1. Add EFT characterization.
2. Update the Absolute Max. Ratings: IPP, VESD, and TOP.
3. Update the values of VBV, VCL, CIN, and CCROSS in Electrical
Characteristics.
4. Update the Clamping Voltage, Forward Voltage and CIN vs VIN
curves.
5. Add the TLP characterization.
Revision 2007/02/02 1. Add characterization of CIN vs temp.
Revision 2007/05/15 Update the Marking Code from C02X to C02XY.
Revision 2008/01/23 Present the Mechanical Details by JEDEC formation.
Revision 2008/09/29 Add the marking code for Green part.
Revision 2009/10/14 Change the ESD level in the Feature to be the same as that in the
Absolute Max. Ratings.
Revision 2009/10/21 Update the PACKAGE DIMENSIONS.
1. Update the Company Logo.
Revision 2011/07/30
2. Add the Ordering Information.