Professional Documents
Culture Documents
01/12/2020
Learning Outcomes (3)
3. Introduction to VLSI Systems Design
• Digital System Design
• VLSI Design Flow
• Introduction to VHDL, VHDL Vs Verilog HDL
• VHDL Learning & how to write a VHDL code for digital Circuit
• Xilinx or Altera FPGA and how to program and operate FPGA Board
01/12/2020 2
VHDL Sequential Statements—for-loop
01/12/2020 3
VHDL Sequential Statements—for-loop: example
01/12/2020 4
VHDL Sequential Statements—while-loop
01/12/2020 5
VHDL Sequential Statements—infinite-loop
01/12/2020 6
VHDL Sequential Example 1
01/12/2020 7
VHDL Sequential Example 1: Solution
01/12/2020 8
VHDL Sequential Example 2
01/12/2020 9
VHDL Sequential Example 2 : Solution
01/12/2020 10
VHDL Design Example: Decoder 3 to 8
01/12/2020 11
VHDL Design Example: Decoder 3 to 8
01/12/2020 12
VHDL Design Example: Decoder 3 to 8
01/12/2020 13
VHDL Comparator
01/12/2020 14
VHDL Flip-Flops Modeling—Asynchronous Reset
01/12/2020 15
VHDL Flip-Flops Modeling—Synchronous Reset
01/12/2020 16
VHDL Flip-Flops Modeling—Synchronous Reset
01/12/2020 17
VHDL Flip-Flops Modeling—Synchronous Reset
01/12/2020 18
VHDL Data Types—logic types
01/12/2020 19
VHDL Data Types—numeric types
01/12/2020 20
VHDL Data Types
01/12/2020 21
VHDL Operators
01/12/2020 22
VHDL Operators—logical operators
01/12/2020 23
VHDL Operators—shift operators
01/12/2020 24
VHDL Operators – + - and &
01/12/2020 25
VHDL Operators – + - and &: example (wrong result)
01/12/2020 26
VHDL Operators – + - and &: example (correct result)
01/12/2020 27
VHDL Operators – + - *: example
01/12/2020 28
VHDL Operators – / mod rem and **
01/12/2020 29
VHDL Generics
01/12/2020 30
VHDL Functions and Procedures
01/12/2020 31
VHDL Functions and Procedures
01/12/2020 32
VHDL Functions
01/12/2020 33
VHDL Functions: Example
01/12/2020 34
VHDL Functions: Example
01/12/2020 35
VHDL Procedures
01/12/2020 36
Parameters of Functions & Procedures
01/12/2020 37
Parameters of Functions & Procedures
01/12/2020 38
VHDL Procedures
01/12/2020 39
VHDL Functions &Procedures: When use them?
01/12/2020 40
Design a Traffic Light System
01/12/2020 41
Design a Traffic Light System
01/12/2020 42
Design a Traffic Light System
01/12/2020 43
Design a Traffic Light System
01/12/2020 44
Design a Traffic Light System
01/12/2020 45
Design a Traffic Light System
01/12/2020 46
The port of the Traffic Light Controller
01/12/2020 47
The port of the Traffic Light Controller: Two Processes
01/12/2020 48
The Finite State Machine of 13 States
01/12/2020 49
Any
Questions?
Thank You
Acknowledgement: 1) Dr. Yinan Kong, Senior Lecturer, Macquarie University
2) Wikipedia and some other online materials
01/12/2020 50