Professional Documents
Culture Documents
Is Now Part of
Is Now Part of
Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers
will need to change in order to meet ON Semiconductor’s system requirements. Since the ON Semiconductor
product management systems do not have the ability to manage part nomenclature that utilizes an underscore
(_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain
device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated
device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please
email any questions regarding the system integration to Fairchild_questions@onsemi.com.
ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number
of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right
to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON
Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON
Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s
technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA
Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended
or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out
of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor
is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
FAN7930 — Critical Conduction Mode PFC Controller
April 2010
FAN7930
Critical Conduction Mode PFC Controller
Features Description
PFC Ready Signal The FAN7930 is an active power factor correction (PFC)
controller for boost PFC applications that operate in
Input Voltage Absent Detection Circuit
critical conduction mode (CRM). It uses a voltage-mode
Maximum Switching Frequency Limitation PWM that compares an internal ramp signal with the
error amplifier output to generate a MOSFET turn-off
Internal Soft-Start and Startup without Overshoot
signal. Because the voltage-mode CRM PFC controller
Internal Total Harmonic Distortion (THD) Optimizer does not need rectified AC line voltage information, it
saves the power loss of an input voltage sensing network
Precise Adjustable Output Over-Voltage Protection
necessary for a current-mode CRM PFC controller.
Open-Feedback Protection and Disable Function
FAN7930 provides over-voltage protection, open-
Zero Current Detector feedback protection, over-current protection, input-
voltage-absent detection, and under-voltage lockout
150μs Internal Startup Timer
protection. The PFC-ready pin can be used to trigger
MOSFET Over-Current Protection other power stages when PFC output voltage reaches
the proper level with hysteresis. The FAN7930 can be
Under-Voltage Lockout with 3.5V Hysteresis
disabled if the INV pin voltage is lower than 0.45V and
Low Startup and Operating Current the operating current decreases to a very low level.
Using a new variable on-time control method, THD is
Totem-Pole Output with High State Clamp
lower than the conventional CRM boost PFC ICs.
+500/-800mA Peak Gate Drive Current
8-Pin SOP Related Resources
AN-8035 — Design Consideration for Boundary
Applications Conduction Mode PFC Using FAN7930
Adapter
Ballast
LCD TV, CRT TV
SMPS
Ordering Information
Operating
Packing
Part Number Temperature Top Mark Package
Method
Range
FAN7930M Rail
-40 to +125°C FAN7930 8-Lead Small Outline Package (SOP)
FAN7930MX Tape & Reel
Pin Definitions
Pin # Name Description
This pin is the inverting input of the error amplifier. The output voltage of the boost PFC converter
1 INV
should be resistively divided to 2.5V.
This pin is used to detect PFC output voltage reaching a pre-determined value. When output
2 RDY voltage reaches 89% of rated output voltage, this pin is pulled HIGH, which is an (open drain)
output type.
This pin is the output of the transconductance error amplifier. Components for the output voltage
3 COMP
compensation should be connected between this pin and GND.
This pin is the input of the over-current protection comparator. The MOSFET current is sensed
4 CS using a sensing resistor and the resulting voltage is applied to this pin. An internal RC filter is
included to filter switching noise.
This pin is the input of the zero-current detection block. If the voltage of this pin goes higher than
5 ZCD
1.5V, then goes lower than 1.4V, the MOSFET is turned on.
This pin is used for the ground potential of all the pins. For proper operation, the signal ground
6 GND
and the power ground should be separated.
This pin is the gate drive output. The peak sourcing and sinking current levels are +500mA and -
7 OUT 800mA, respectively. For proper operation, the stray inductance in the gate driving path must be
minimized.
8 VCC This is the IC supply pin. IC current and MOSFET drive current are supplied using this pin.
Thermal Impedance
Symbol Parameter Min. Max. Unit
(3)
ΘJA Thermal Resistance, Junction-to-Ambient 150 °C/W
Note:
3. Regarding the test environment and PCB type, please refer to JESD51-2 and JESD51-10.
Figure 4. Voltage Feedback Input Threshold 1 Figure 5. Start Threshold Voltage (VSTART) vs. TA
(VREF1) vs. TA
Figure 6. Stop Threshold Voltage (VSTOP) vs. TA Figure 7. Startup Supply Current (ISTART) vs. TA
Figure 8. Operating Supply Current (IOP) vs. TA Figure 9. Output Upper Clamp Voltage (VEAH) vs. TA
Figure 10. Zero Duty Cycle Output Voltage (VEAZ) Figure 11. Maximum On-Time Program 1 (tON,MAX1)
vs. TA vs. TA
Figure 12. Maximum On-Time Program 2 (tON,MAX2) Figure 13. Current Sense Input Threshold Voltage
vs. TA Limit (VCS) vs. TA
Figure 14. Input High Clamp Voltage (VCLAMPH) vs. TA Figure 15. Input Low Clamp Voltage (VCLAMPL) vs. TA
Figure 16. Output Voltage High (VOH) vs. TA Figure 17. Output Voltage Low (VOL) vs. TA
Figure 18. Restart Timer Delay (tRST) vs. TA Figure 19. Output Ready Voltage (VRDY) vs. TA
Figure 20. Output Saturation Voltage (VRDY,SAT) Figure 21. OVP Threshold Voltage (VOVP) vs. TA
vs. TA
VOUTPFC
390Vdc 413V
390V
349V
256V
70V
Figure 22. Startup Circuit 55V
VINV
2. INV Block: Scaled-down voltage from the output is 2.50V
2.65V
2.50V
the input for the INV pin. Many functions are embedded 2.24V
1.64V
150 μs
IINDUCTOR
IMOSFET IDIODE
VZCD INEGATIVE
1.5V
1.4V
150ns
MOSFET gate
ON ON
FAN7930 Rev.00 t
To improve this, lengthened turn-on time near the zero By THD optimizer, turn-on time over one AC line period
cross region is a well-known technique, though the is proportionally changed, depending on input voltage.
method may be different from company to company and Near zero cross, lengthened turn-on time improves THD
may be proprietary. FAN7930 emdodies this by sourcing performance.
current through the ZCD pin. Auxiliary winding voltage 9. Input Voltage Absent Detection: To save power
becomes negative when the MOSFET turns on and is loss caused by input voltage sensing resistors and to
proportional to input voltage. The negative clamping optimize THD easily, the FAN7930 omits AC input
circuit of ZCD outputs the current to maintain the ZCD voltage detection. Therefore, no information about AC
voltage at a fixed value. The sourcing current from the input is available from the internal controller. In many
ZCD is directly proportional to the input voltage. Some cases, the VCC of PFC controller is supplied by a
portion of this current is applied to the internal sawtooth independent power source like standby power. In this
generator together with a fixed-current source. scheme, some mismatch may exist. For example, when
Theoretically, the fixed-current source and the capacitor the electric power is suddenly interrupted during two or
at sawtooth generator decide the maximum turn-on time three AC line periods; VCC is still alive during that time,
when no current is sourcing at ZCD clamp circuit and but output voltage drops because there is no input
available turn-on time gets shorter proportional to the power source. Consequently, the control loop tries to
ZCD sourcing current. compensate for the output voltage drop and VCOMP
reaches its maximum. This lasts until AC input voltage is
© 2010 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN7930 • Rev. 1.0.1 15
live again. When AC input voltage is live again, high
Features
Average efficiency of 25%, 50%, 75%, and 100% load conditions is higher than 95% at universal input.
Power factor at rated load is higher than 0.98 at universal input.
Total Harmonic Distortion (THD) at rated load is lower than 15% at universal input.
1. Schematic
3. Winding Specification
Winding Barrier Tape
Position No Pin (S → F) Wire Turns
Method TOP BOT Ts
Np 9, 10 → 7, 8 0.1φ×50 49 Solenoid Winding 1
Bottom
Insulation: Polyester Tape t = 0.025mm, 3 Layers
4. Electrical Characteristics
Pin Specification Remark
Inductance 9, 10 → 7, 8 230μH ± 7% 100kHz, 1V
5.00 A
4.80 0.65
3.81
8 5
B
6.20 1.75
5.80 4.00 5.60
3.80
PIN ONE 1 4
INDICATOR
1.27
(0.33) 1.27
0.25 C B A
LAND PATTERN RECOMMENDATION
SEE DETAIL A
0.25
0.10
0.25
1.75 MAX C 0.19
0.51 0.10 C
0.33 OPTION A - BEVEL EDGE
0.50 x 45°
0.25
R0.10 GAGE PLANE
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/.
Authorized Distributor
onsemi:
FAN7930MX FAN7930M FAN7930MX_G