Professional Documents
Culture Documents
UNIT – 1 IC FABRICATION
Ms.B.PONKARTHIKA
ASSISTANT PROFESSOR
DEPARTMENT OF EEE
EASWARI ENGINEERING COLLEGE
CHENNAI
B.PONKARTHIKA/EEE/EEC/191EEC303T
1
UNIT-I
Why its called
as linear IC?
B.PONKARTHIKA/EEE/EEC/191EEC303T
2
UNIT-I
Integrated Circuits
B.PONKARTHIKA/EEE/EEC/191EEC303T
3
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
4
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
5
UNIT-I
History
B.PONKARTHIKA/EEE/EEC/191EEC303T
6
3
UNIT-I
http://en.wikipedia.org/wiki/Image:K2-w_vaccuum_tube_op-amp.jpg1
Analog Computer
In 1956 the importance of the invention of the transistor by Bardeen, Brattain and
Shockley was recognized by the Nobel Prize in physics.
B.PONKARTHIKA/EEE/EEC/191EEC303T
9
UNIT-I
First Point Contact Transistor and Testing Apparatus (1947)
B.PONKARTHIKA/EEE/EEC/191EEC303T
10
UNIT-I
1958 - Integrated circuit invented
B.PONKARTHIKA/EEE/EEC/191EEC303T
11
8
UNIT-I
1959 - Planar technology invented
Kilby's invention had a serious
drawback, the individual circuit
elements were connected
together with gold wires
making the circuit difficult to
scale up to any complexity.
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 14
History
After Widlar left Fairchild, Dave Fullagar continued op-
amp design and came up with the uA741 which is the
most popular operational amplifier of all time.
This design’s basic architecture is almost identical to Widlar’s
309 op-amp with one major difference: the inclusion of a
fixed internal compensation capacitor.
This capacitor allows the uA741 to be used without any additional,
external circuitry, unlike its predecessors.
The other main difference is the addition of extra transistors
for short circuit protection.
This op-amp has a gain of around 250,000
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 15
Electronic Numerical Integrator and
Computer.
B.PONKARTHIKA/EEE/EEC/191EEC303T
16
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
17
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
18
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
19
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
20
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
21
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
22
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
23
UNIT-I
What is IC?
An integrated circuit (IC) is a miniature, low cost electronic
circuit consisting of active and passive components fabricated
together on a single crystal of silicon. The active components
are transistors and diodes and passive components are resistors
and capacitors.
B.PONKARTHIKA/EEE/EEC/191EEC303T
24
UNIT-I
ADVANTAGES AND DISADVANTAGES OF
INTEGRATED CIRCUITS:
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 18
Classification of IC :
B.PONKARTHIKA/EEE/EEC/191EEC303T
28
UNIT-I
On Basis of Fabrication
Monolithic IC’s
Hybrid or Multi-
chip ICs.
Thin and Thick
Film IC’s.
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 20
Monolithic Ic’s
Monolithic circuit is built into a
single stone or single crystal i.e. in
monolithic ICs, all circuit
components, and their
interconnections are formed into or
on the top of a single chip of silicon.
Monolithic ICs are by far the most
common type of ICs used in
practice, because of mass
production , lower cost and higher
reliability.
B.PONKARTHIKA/EEE/EEC/191EEC303T 21
UNIT-I
Hybrid Ic’s
The circuit is fabricated by
interconnecting a number of
individual chips.
Hybrids ICs are widely used for high
power audio amplifier applications .
Have better performance than
monolithic ICs
Process is too expensive for mass
production
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 22
Thin And Thick Film Ic’s
These devices are larger than
monolithic ICs but smaller than
discrete circuits. These ICs can be
used when power requirement is
comparatively higher.
With a thin-or thick-film IC, the
passive components like resistors
and capacitors are integrated, but the
transistors and diodes are connected
as discrete components to form a
complete circuit.
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 23
Thin And Thick Film Ic’s
The essential difference between the thin- and thick-
film ICs is not their relative thickness but the method
of deposition of film.
In thick film type the resistors and interconnection
patterns are printed on a ceramic substrate.
In thin film type the resistors and interconnection
patterns are deposited by vacuum evaporation
technique on a glass or glazed ceramic substrate.
Both have similar appearance, properties and general
characteristics.
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 24
On Basis of Chip Size
‘Small scale integration (SSI)
B.PONKARTHIKA/EEE/EEC/191EEC303T
34
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
35
UNIT-I
SSI AND MSI
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 27
LSI AND VLSI
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 28
ULSI
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 29
B.PONKARTHIKA/EEE/EEC/191EEC303T
39
UNIT-I
On Basis of Applications
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 31
Linear Integrated Circuits
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 32
Digital Integrated Circuits
• When the circuit is either in
on-state or off-state and not
in between the two, the
circuit is called the digital
circuit. ICs used in such circuits
are called the digital ICs. They
find wide applications in
computers and logic circuits.
• Example logic gates, flip flops,
counters, microprocessors,
B.PONKARTHIKA/EEE/EEC/191EEC303T
memory chips etc.
UNIT-I 33
B.PONKARTHIKA/EEE/EEC/191EEC303T
43
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
44
UNIT-I
Op-amp ID code
Prefix Designator Suffix
LM 741C N
Prefix Manufacturer Code Application Temp.(°C)
AD/OP Analog Devices C Commercial 0 to 70
CA/HA Harris I Industrial -25 to 85
KA Fairchild M Military -55 to 125
LM National Semiconductor
MC ON Semiconductor Code Package Type
NE/SE Signetics D,VD Surface mount package
OPA Burr-Brown J Ceramic dual-in-line (DIP)
RC/RM Raytheon N,P,VP Plastic DIP
SG Silicon General DM Micro SMP
TI Texas Instruments
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 34
B.PONKARTHIKA/EEE/EEC/191EEC303T
46
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
47
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
48
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
49
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
50
UNIT-I
Fundamentals of Monolithic IC
Technology
B.PONKARTHIKA/EEE/EEC/191EEC303T
51
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
52
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
53
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
54
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
55
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
56
UNIT-I
Basic Planar Process
The basic processes used to fabricate ICs using silicon
planar technology can be categorized as follows:
2. Photolithography
a) Photoresists
b) Photomask and Reticles
c) Patterning
3. Oxide Growth & Removal
a) Oxide Growth & Deposition
b) Oxide Removal
c) Other effects
d) Local Oxidation
B.PONKARTHIKA/EEE/EEC/191EEC303T
60
UNIT-I
The starting material for crystal growth is highly purified
(99.99999) polycrystalline silicon. The Czochralski crystal
growth process is the most often used for producing single
crystal silicon ingots. The polycrystalline silicon together with
an appropriate amount of dopant is put in a quartz crucible and
is then placed in a furnace. The material is then heated to a
temperature in excess of the silicon melting point of 1420°C. A
small single crystal rod of silicon called a seed crystal is then
dipped into the silicon-melt and slowly pulled out as shown in
Figure
B.PONKARTHIKA/EEE/EEC/191EEC303T
61
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
62
UNIT-I
Silicon Ingot & Ingot Slicing
B.PONKARTHIKA/EEE/EEC/191EEC303T
63
UNIT-I
Wafer Polishing and Etching
B.PONKARTHIKA/EEE/EEC/191EEC303T
64
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
65
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
66
UNIT-I
2. Epitaxial Growth
• The word epitaxy is derived from Greek word epi
meaning ‘upon’ and the past tense of the word
teinon meaning ‘arranged’. So, one could describe
epitaxy as, arranging atoms in single crystal fashion
upon a single crystal substrate, so that the resulting
layer is an extension of the substrate crystal
structure.
• The basic chemical reaction used for the epitaxial
growth of pure silicon is the hydrogen reduction of
silicon tetrachloride.
B.PONKARTHIKA/EEE/EEC/191EEC303T
67
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
68
UNIT-I
3. Oxidation
• SiO2 has the property of preventing the diffusion of almost
all impurities through it. It serves two very important
purposes.
1. SiO2 is an extremely hard protective coating and is
unaffected by almost all reagents except hydrofluoric acid.
Thus, it stands against any contamination.
2. By selective etching SiO2, diffusion of impurities through
carefully defined windows in the SiO2 can be accomplished to
fabricate various components.
• The silicon wafers are stacked up in a quartz boat and then
inserted into quartz furnace tube. The Si-wafers are raised to
a high temperature in the range of 950 to 1115°C and at the
same time, exposed to a gas containing O2 or H2O or both.
The chemical reaction is
B.PONKARTHIKA/EEE/EEC/191EEC303T
69
UNIT-I
This oxidation process is called thermal oxidation because
high temperature is used to grow the oxide layer. The thickness of
the film is governed by time, temperature and the moisture content.
The thickness of oxide layer is usually in the order of 0.02 to 2 mm.
B.PONKARTHIKA/EEE/EEC/191EEC303T
70
UNIT-I
4. Photolithography
B.PONKARTHIKA/EEE/EEC/191EEC303T
71
UNIT-I
Photolithography
• Photolithography involves two processes, namely:
1.Making of a photographic mask
2.Photo etching
B.PONKARTHIKA/EEE/EEC/191EEC303T
72
UNIT-I
Masking:
B.PONKARTHIKA/EEE/EEC/191EEC303T
73
UNIT-I
Etching:
It removes material selectively from the surface of wafer to create patterns.
The pattern is defined by etching mask. The parts of material are protected by
this etching mask. Either wet (chemical) or dry (physical) etching can be used
to remove the unmasked material. To perform etching in all directions at same
time, isotropic etching will be used. Anisotropic etching is faster in one
direction. Wet etching is isotropic, but the etching time control is difficult. Wet
etching uses liquid solvents for removing materials. It is not suited to transfer
pattern with submicron feature size. It does not damage the material. Dry
etching uses gases to remove materials. It is strongly anisotropic. But it is less
selective. It is suited to transfer pattern having small size. The remaining photo
resist is finally removed using additional chemicals or plasma. Then the wafer
is inspected to make sure that the image is transferred from mask to the top
B.PONKARTHIKA/EEE/EEC/191EEC303T
layer of wafer. UNIT-I
74
B.PONKARTHIKA/EEE/EEC/191EEC303T
75
UNIT-I
5. Diffusion
Another important process in the fabrication of monolithic ICs is
the diffusion of impurities in the silicon chip. This uses a high
temperature furnace having a flat temperature profile over a useful
length (about 20” length). A quartz boat containing about 20 cleaned
wafers is pushed into the hot zone with temperature maintained at about
a 1000°C. Impurities to be diffused are rarely used in their elemental
forms. Normally, compounds such as B2O3 (Boron oxide), BCl3 (Boron
chloride) are used for Boron and P2O5 (Phosphorous pentaoxide) and
POCl3 (Phosphorous oxychloride) are used as sources of Phosphorous. A
carrier gas, such as dry oxygen or nitrogen is normally used for sweeping
the impurity to the high temperature zone. The depth of diffusion
depends upon the time of diffusion which normally extends to 2 hours.
B.PONKARTHIKA/EEE/EEC/191EEC303T
76
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
77
UNIT-I
6.Ion Implantation
B.PONKARTHIKA/EEE/EEC/191EEC303T
78
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
79
UNIT-I
7. Isolation Technique
• Once all components are fabricated on a
single crystal wafer, they must be electrically
isolated from each other. The problem is not
encountered in discrete circuits, because
physically all components are isolated. There
are two methods of isolation in Integrated
circuits. They are
• P-N junction isolation and
• Dielectric isolation
B.PONKARTHIKA/EEE/EEC/191EEC303T
80
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
81
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
82
UNIT-I
8. Metallization
B.PONKARTHIKA/EEE/EEC/191EEC303T
85
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
86
UNIT-I
Fabrication of a Typical Circuit /
Realization of Monolithic IC Technology
B.PONKARTHIKA/EEE/EEC/191EEC303T
87
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
88
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
89
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
90
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
91
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
92
UNIT-I
Fabrication of
Resistors
B.PONKARTHIKA/EEE/EEC/191EEC303T
93
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
94
UNIT-I
Integrated Resistors:
B.PONKARTHIKA/EEE/EEC/191EEC303T
95
UNIT-I
Diffused Resistor:
The diffused resistor is formed in any one of the isolated
regions of epitaxial layer during base or emitter diffusion processes.
This type of resistor fabrication is very economical as it runs in parallel
to the bipolar transistor fabrication. The N-type emitter diffusion and P-
type base diffusion are commonly used to realize the monolithic
resistor.
The diffused resistor has a severe limitation in that, only small
valued resistors can be fabricated. The surface geometry such as the
length, width and the diffused impurity profile determine the resistance
value. The commonly used parameter for defining this resistance is
called the sheet resistance. It is defined as the resistance in
ohms/square offered by the diffused area.
In the monolithic resistor, the resistance value is expressed by
R = Rs l/w where R= resistance offered (in ohms)
Rs = sheet resistance of the particular fabrication process involved (in
ohms/square)
l = length of the diffused area and
w = width of the diffused area.
B.PONKARTHIKA/EEE/EEC/191EEC303T
96
UNIT-I
The sheet resistance of the base and emitter diffusion in 200Ω/Square and
2.2Ω/square respectively.
B.PONKARTHIKA/EEE/EEC/191EEC303T
97
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
98
UNIT-I
Design Rules:
B.PONKARTHIKA/EEE/EEC/191EEC303T
99
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
100
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
101
UNIT-I
The sheet resistance offered by the diffusion regions can be increased by
narrowing down its cross-sectional area. This type of resistance is normally
achieved in the base region. Figure shows a pinched base diffused resistor. It can
offer resistance of the order of mega ohms in a comparatively smaller area. In the
structure shown, no current can flow in the N-type material since the diode realized
at contact 2 is biased in reversed direction. Only very small reverse saturation
current can flow in conduction path for the current has been reduced or pinched.
Therefore, the resistance between the contact 1 and 2 increases as the width
narrows down and hence it acts as a pinched resistor.
B.PONKARTHIKA/EEE/EEC/191EEC303T
102
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
103
UNIT-I
Thin film resistor fabrication:
B.PONKARTHIKA/EEE/EEC/191EEC303T
104
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
105
UNIT-I
Fabrication of Inductors
B.PONKARTHIKA/EEE/EEC/191EEC303T
106
UNIT-I
Fabrication of
Capacitors
B.PONKARTHIKA/EEE/EEC/191EEC303T
107
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
108
UNIT-I
Monolithic/ Junction Capacitors:
B.PONKARTHIKA/EEE/EEC/191EEC303T
109
UNIT-I
MOS &Thin Film Capacitors:
B.PONKARTHIKA/EEE/EEC/191EEC303T
110
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
111
UNIT-I
Fabrication of Diodes
B.PONKARTHIKA/EEE/EEC/191EEC303T
112
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
113
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
114
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
115
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
116
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
117
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
118
UNIT-I
Fabrication of
Transistors
B.PONKARTHIKA/EEE/EEC/191EEC303T
119
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
120
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
121
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
122
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
123
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
124
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
125
UNIT-I
Fabrication of FET
B.PONKARTHIKA/EEE/EEC/191EEC303T
126
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
127
UNIT-I
MOSFET Fabrication:
B.PONKARTHIKA/EEE/EEC/191EEC303T
128
UNIT-I
MOSFET Fabrication- Polysilicon Gate:
B.PONKARTHIKA/EEE/EEC/191EEC303T
129
UNIT-I
NMOS Fabrication Steps:
1. By the process of Chemical Vapour Deposition (CVD), a thin layer of
Si3N4 is deposited on the entire wafer surface. With the first
photolithographic step, the areas where the transistors are to be fabricated
are clearly defined. Through chemical etching, Si3N4 is removed outside the
transistor areas. In order to suppress the unwanted conduction between
transistor sites, an impurity such as Boron is implanted in the exposed
regions. Next, SiO2 layer of about 1 micro meters thickness is grown in
these inactive, or field regions by exposing the wafer to oxygen in an
electric furnace. This is known as selective or local oxidation process. The
Si3N4 is impervious to oxygen and thus inhibits growth of the thick oxide in
the transistor regions.
B.PONKARTHIKA/EEE/EEC/191EEC303T
130
UNIT-I
NMOS Fabrication Steps:
2.Next, the Si3N4 is removed by an etchant that does not attack SiO2. A layer
of oxide about 0.1 micro meters thick is grown in the transistor areas. Then a
layer of poly-Silicon is grown over the entire wafer by CVD process. The
second photolithographic step shows the desired patterns for gate electrodes.
The unwanted poly-Silicon is removed by chemical or plasma etching. In order
to introduce a source and drain in particular regions for the MOS device, an
n-type dopant, such as phosphorus or arsenic, is introduced. This is done by
either Diffusion or Ion Implantation method. The thick field oxide and the
poly- silicon gate are barriers to the dopant, but in this process, the poly-Si
becomes heavily n-type.
B.PONKARTHIKA/EEE/EEC/191EEC303T
131
UNIT-I
3. Again, through CVD process, an insulating layer, SiO2, is deposited. As
shown in the figure above, the third photolithographic step shows the
areas in which contacts to the transistors are to be made. Chemical or
plasma etching selectively exposes bare silicon or poly-Si in the contact
areas.
4. Al is used for the interconnection. As shown in the figure above, the
fourth masking step shows the Al as desired for the circuit
connections.
B.PONKARTHIKA/EEE/EEC/191EEC303T
132
UNIT-I
Schematic Diagram of a CMOS Circuit:
B.PONKARTHIKA/EEE/EEC/191EEC303T
133
UNIT-I
CMOS Circuit:
B.PONKARTHIKA/EEE/EEC/191EEC303T
134
UNIT-I
Fabrication of PV Cell
B.PONKARTHIKA/EEE/EEC/191EEC303T
135
UNIT-I
PHOTO VOLTAIC GENERATION
B.PONKARTHIKA/EEE/EEC/191EEC303T
136
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
137
UNIT-I
FABRICATION OF SOLAR /PHOTOVOLTAIC CELL
In 1883, first photo voltaic cell was made by
Charles Fritts, who coated the semiconductor
selenium with an extremely thin layer of gold to
form the junctions. It was only 1% efficient.
Basically
A solar cell is a junction (usually a PN junction)
with sunlight shining on it.
B.PONKARTHIKA/EEE/EEC/191EEC303T
138
UNIT-I
STEPS OF FABRICATION
B.PONKARTHIKA/EEE/EEC/191EEC303T
139
UNIT-I
Silicon di oxide + Carbon = Silicon + Carbon di oxide
During this reaction impurities such as Fe, Al, and B react to form
their halides (e.g. FeCl3, AlCl3, and BCl3).
The SiHCl3 has a low boiling point of 31.8◦C and distillation is used
to purify the SiHCl3 from the impurity halides.
Finally, the pure SiHCl3 is reacted with hydrogen at 1100◦C for ~200
– 300 hours to produce a very pure form of silicon.
B.PONKARTHIKA/EEE/EEC/191EEC303T
140
UNIT-I
Above reaction takes place inside large vacuum
chambers and the silicon is deposited onto thin polysilicon
rods (small grain size silicon) to produce high-purity
polysilicon rods of diameter 150-200mm.
Silicon used for solar cells can be single crystalline, multi
crystalline, polycrystalline or amorphous. The key
difference between these materials is degree to which the
semiconductor has a regular, perfectly ordered crystal
structure.
After getting the required silicon from above mentioned
chemical procedure , different methods of solar cells
fabrication are applied , each method involves doping of
silicon to make p-n junction , and required processes to
make a furnished solar cell.
B.PONKARTHIKA/EEE/EEC/191EEC303T
141
UNIT-I
METHODS OF FABRICATION
SCREEN PRINTED SOLAR CELL FABRICATION
TECHNOLOGY
Screen-printed solar cells were first developed in the 1970's. Most
mature solar cell fabrication technology. The key advantage of screen-
printing is the relative simplicity of the process.
It involves cutting a wafer of 10*10 square cm,0.5mm thick , this wafer is
then p-type doped with born to add up holes .
B.PONKARTHIKA/EEE/EEC/191EEC303T
142
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
143
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
144
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
145
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
146
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
147
UNIT-I
B.PONKARTHIKA/EEE/EEC/191EEC303T
148
UNIT-I
Buried Contact Fabrication Technology
B.PONKARTHIKA/EEE/EEC/191EEC303T
149
UNIT-I
THANK YOU
B.PONKARTHIKA/EEE/EEC/191EEC303T
UNIT-I 150