You are on page 1of 2

Cortex-M Comparison Table

Cortex- Cortex- Cortex- Cortex- Cortex- Cortex- Cortex- Cortex- Cortex-


Feature
M0 M0+ M1 M23 M3 M4 M33 M35P M7

Armv8- Armv8- Armv8-


Armv6- Armv6- Armv6- Armv7- Armv7- Armv7-
M M M
M M M M M M
Baseline Mainline Mainline
Instruction Set
Architecture Thumb, Thumb, Thumb, Thumb, Thumb,
Thumb, Thumb, Thumb, Thumb,
Thumb- Thumb- Thumb- Thumb- Thumb-
Thumb-2 Thumb-2 Thumb-2 Thumb-2
2 2 2 2 2

DMIPS/MHz 0.87- 0.95- 1.25- 1.25- 2.14-


0.8 0.98 1.5 1.5
range* 1.27 1.36 1.89 1.95 3.23

CoreMark®/MHz* 2.33 2.46 1.85 2.64 3.34 3.42 4.02 4.02 5.01

Pipeline Stages 3 2 3 2 3 3 3 3 6

Yes Yes Yes


Memory Protection Yes Yes Yes Yes
No No (option) (option) (option)
Unit (MPU) (option) (option) (option) (option)
(2 x) (2 x) (2 x)

Maximum MPU
0 8 0 16 8 8 16 16 16
Regions

MTB MTB MTB


(option) (option) (option)
Trace (ETM or MTB ETMv3 ETMv3 ETMv4
No No or and/or and/or
MTB) (option) (option) (option) (option)
ETMv3 ETMv4 ETMv4
(option) (option) (option)

Digital Signal Yes Yes


No No No No No Yes Yes
Processing (DSP) (option) (option)

Yes
Yes Yes Yes
Floating Point (option
No No No No No (option (option (option
Hardware SP +
SP) SP) SP)
DP)

Yes Yes Yes Yes (2


Systick Timer Yes Yes Yes (2 x) Yes (2 x) Yes
(option) (option) (option) x)

Yes Yes
(option (option
2- 16kB 4-64kB
Built-in Caches No No No No No No No
I-cache,
I-cache D-
cache)
Yes
(option
Tightly Coupled 0-16MB
No No Yes No No No No No
Memory I-
TCM/D-
TCM)

TrustZone for Yes Yes Yes


No No No No No No
Armv8-M (option) (option) (option)

Co-processor Yes Yes


No No No No No No No
Interface (option) (option)

AXI4,
AHB AHB AHB AHB
AHB AHB AHB5, AHB5, AHB5,
Bus Protocol Lite, Lite, Lite, Lite,
Lite Lite Fast I/O APB APB
Fast I/O APB APB APB,
TCM

Wake-up Interrupt
Yes Yes No Yes Yes Yes Yes Yes Yes
Controller Support

Integrated
Interrupt Yes Yes Yes Yes Yes Yes Yes Yes Yes
Controller (NVIC)

Maximum #
32 32 32 240 240 240 480 480 240
External Interrupts

Hardware Divide No No No Yes Yes Yes Yes Yes Yes

Single Cycle Yes Yes


No Yes Yes Yes Yes Yes Yes
Multiply (option) (option)

CMSIS Support Yes Yes Yes Yes Yes Yes Yes Yes Yes

Dual Core Lock-


No No No Yes No No Yes Yes Yes
Step Support

*See individual Cortex-M product pages for further information.


SP = Single Precision
DP = Double Precision

You might also like