Professional Documents
Culture Documents
net/publication/283326963
CITATIONS READS
12 2,525
2 authors:
Some of the authors of this publication are also working on these related projects:
Embedded power quality disturbance detection system for the distributed generation source connected grids View project
All content following this page was uploaded by Dushyant Kumar Singh on 27 June 2016.
226
227
The resonant frequency of LC filter is
expressed as
0.2
Capacitor cannot be too large, larger
is, the larger the current flowing through it is,
leading to greater power consumption.
Current flowing through the capacitance is
Fig.8 Generalized Block Diagram
not more than 5% of the STATCOM rated
output current [5].
0.05 5 Simulating model & results of D-
1
STATCOM using PI controller
Fig.24 shows the simulink model of
DSTATCOM test system implemented in
POWER SIM. The test system comprises a
415 v, 50 Hz transmission system. Source
impedance Zs=1.4ohm. Here at the end of
line load is connected to show the
effectiveness of this controller in providing
continuous voltage regulation, simulation
were carried out with and without
DTATCOM connected to the system
227
228
Fig.11 Error signal generated by compare reference
and injected voltage
5.1 Controller
Aim of the control scheme is to maintain
constant voltage magnitude at the point
where a sensitive load is connected, under
system disturbances. The controller input is
an error signal obtained from the reference
voltage and the value r.m.s. of the terminal
voltage measured. Such error is processed by
a PI controller the output is the angle δ,
which is provided to the PWM signal Fig.12 Output of PI Controller
generator. An error signal is obtained by
comparing the reference voltage with the
injected voltage. Voltage measured at the 5.2 Parameters design of simulating model
load point. The PI controller process the of DSTATCOM
error signal generates the required angle to
drive the error to zero. 5.2.1 Design of 3-Phase System
Fig. 32 shows the 3- phase system with R-L
load,which receive power from the supply.
The first simulation contain no DSTATCOM
and load is increasing for 400ms means for
20 cycles. Total simulation run time is
3000ms. The voltage sag at the load point is
20% with respect to the reference voltage.
228
229
Fig.17 Vol. at the load point: with DSTATCOM
Fig.13 Simulink model of 2nd load connected with Energy Storage of 500 v
system
5.2.3 Simulation results of voltage
interruption during short circuits
Simulation contains no DSTATCOM and the
three phase Short circuit applied for 20
cycles. The voltage at the load point is
negligible with respect to the reference
voltage as shown in fig 46. Similarly, a new
set of simulation was carried out now with
Fig.14 Effect on Terminal voltage by increasing RL
load without DSTATCOM
the DSTATCOM connected to the system,
the load voltage is shown in fig 47.
229
230
is shown in Fig.48 and The test system for [2] N.Usha, Simulation results of eight bus
the simulation of D-STATCOM for swell is system using push-pull inverter based
shown in Fig.49. +STATCOM, Journal of Theoretical and
Applied Information Technology.
[3] Cai Rong, Analysis of STATCOM for
Voltage Dip Mitigation. Sweden ISSN 1401-
6184 M.Sc. No. 1EEE, December 2004
230
231