You are on page 1of 2

Roll No.

KRISHNA ENGINEERING COLLEGE, GHAZIABAD


Department of Computer Science & Engineering
B. Tech. (SEM: III)
Make-Up Test (Odd Sem-2019-20), Dec. 2019
Subject Name: Computer Organization & Architecture Subject Code: KCS-302
Max. Time: 2 Hrs Max. Marks: 50

Faculty Name: Mr. Ankit Kumar/ Mr. Shashi Bhushan

CO 1 Study of the basic structure and operation of a digital computer system. BL1, BL2
Analysis of the design of arithmetic & logic unit and understanding of the fixed BL2, BL4
CO 2
point and floating point arithmetic operations.
BL3
CO 3 Implementation of control unit techniques and the concept of Pipelining
Understanding the hierarchical memory system, cache memories and virtual BL2
CO 4
memory
Understanding the different ways of communicating with I/O devices and BL2, BL4
CO 5
standard I/O interfaces
Note: Attempt all sections.

SECTION - A
Attempt all questions. (2x4=8)
Q. No. Question Marks CO BL
Identify the benefits of using a multiple bus architecture compared to 2 1 BL1,
a single bus architecture? BL2

Label the block diagram of the following register transfer statement:- 2 1 BL1,
b BL2
1. yT0: R2 R1, R1 R2
Illustrate array multiplier? 2 2 BL2,
c
BL4
Outline the different types of data representation technique? 2 2 BL2,
d
BL4

SECTION – B
Attempt all questions. (6x4=24)
Q. No. Question Mar CO BL
ks
Explain stack organization? Differentiate between register stack and
memory stack?
OR BL1,
2. 6 1
Explain and show the working of bus system of four registers, 4 bit BL2
each.

3. Describe general register organization in detail . Define the significance 6 1 BL1,


of control word BL2
OR
Explain various methods of bus arbitration. Write the advantages and
disadvantages of different methods?
Explain Booth’s multiplication algorithm. Multiply (-15) and (+10)
using Booth’s algorithm.
BL2,
4. 6 2
OR BL4
Describe 4-bit Carry-Look ahead Adder and explain its operation with an
example.
Explain the division process of 00001111 by 0011 ( use a dividend of 8
bits )
BL2,
5. OR 6 2
BL4
Illustrate the subtraction of the following using 2’s complement:
(i) 10110-11010
(ii) 1010.11-1001.01

SECTION – C
Attempt all questions. (9x2=18)
Q. No. Question Marks CO BL

Explain different types of addressing modes with examples? Also


define the role of program counter in addressing mode. An instruction
is stored at location 300 with its address field at location 301. The
address field has the value 400. A processor register R1 contains the
number 200. Evaluate the effective address if the addressing mode of
the instruction is :- BL1,
6. 9 1
BL2
Direct (ii) Indirect register mode (iii) Immediate

OR
Explain Von-Neumann architecture in detail.

Differentiate between fixed point representation and floating point


representation? Represent the following decimal numbers in IEEE
standard floating point format:-
(i) -1.75 BL2,
7. 9 2
(ii) 21 BL4
OR
Interpret the need of denormalize form; explain all the exception of
floating point representation.

You might also like