You are on page 1of 2

Unhandled SIG_SEGV in ''

caused by instruction rsceqs pc, r0, #0x940000 (at d3747372), address 2f0
Version: r2.5.2.1a build 103
Reference: C1AB95E4
Registers:
r00: 77FA4E0F
r01: 00000000
r02: 77FA4E0F
r03: 00000200
r04: 00000000
r05: 00000000
r06: 00000002
r07: C0D2A8F8
r08: EF6C8274
r09: 00000000
r10: 00000000
r11: 00000000
r12: 00000000
r13: C0D2A8D8
r14: D373DBBD

Emulated ARM9:
Mode 00, IRQ 00000000, CPSR 00000000, PC 00000000, cycles 00000000
r0: 00000000
r1: 00000000
r2: 00000000
r3: 00000000
r4: 00000000
r5: 00000000
r6: 00000000
r7: 00000000
r8: 00000000
r9: 00000000
r10: 00000000
r11: 00000000
r12: 00000000
r13: 00000000
r14: 00000000
r15: 00000000
Debug instruction count: 0

Emulated ARM7:
Mode 00, IRQ 00000000, CPSR 00000000, PC 00000000, cycles 00000000
r0: 00000000
r1: 00000000
r2: 00000000
r3: 00000000
r4: 00000000
r5: 00000000
r6: 00000000
r7: 00000000
r8: 00000000
r9: 00000000
r10: 00000000
r11: 00000000
r12: 00000000
r13: 00000000
r14: 00000000
r15: 00000000
Debug instruction count: 0

Translation cache details:


main: 0xc1c93000 - 0xc2c93000
main: 1043779584 + -1027002368 bytes
itcm: 0xc2c93000 - 0xc2d93000
itcm: 1027002368 + -1025953792 bytes
alternate: 0xc2d93000 - 0xc2f93000
alternate: 1025953792 + -1023856640 bytes

0 texture cache bytes allocated, 0 texture cache elements.

You might also like