You are on page 1of 31

UNIT-5

PLA’s:
Q(t+1)=JQ1+K1Q
FPGA design
CIRCUIT SYNTHESIS AND DESIGNFLOW:
SIMULATION:

You might also like