Professional Documents
Culture Documents
What a transistor is
How it works
How it’s put together
Special Thanks to Elena Sipe, Patrick Kimball, and Steve Behbahany
http://vista.pca.org/yos/Porsche-911-Turbo.jpg
http://www.intel.com/education/transworks/flat5.htm
The On/Off States of a Transistor
Step A
Transistors consist of
three terminals:
Source
Gate
Drain.
http://intel.com/education/transworks/flat7.htm
http://www.intel.com/education/transworks/flat7.htm
Step B
n-type transistor - source and drain
are negatively charged and sit on a
positively charged well of p-silicon.
http://intel.com/education/transworks/flat7.htm
A trace amount of
phosphorous or
arsenic, which
contain one more
valence electron than
silicon, is implanted
in the source and
drain areas (creating
n-type silicon).
http://www.intel.com/education/transworks/flat7.htm
http://www.intel.com/education/transworks/flat7.htm
Step D
http://www.intel.com/education/transworks/flat7.htm
Step E
http://www.intel.com/education/transworks/flat7.htm
How a Transistor Handles Information
http://www.intel.com/education/transworks/flat3.htm
Making Microprocessors
Scaling of successive generations of MOSFETs into the nanoscale regime (from Intel).
Transistor: MOS
½” to ¾“
n-Si n-Si
p-Si
Photo/
Clean
Clean
Loop
(Note that these steps are not all the steps to create
a transistor. Some steps are skipped. This is purely to
show the various stages in the loop to create a transistor.)
Clean
Deposition /
Oxidation
Transfer
Pattern
Photo/
Loop
Etching /
CMP
Si
Ion Implant /
Anneal
Etching /
CMP
Si
Ion Implant /
Anneal
Etching /
CMP
Si
Ion Implant /
Anneal
mask
Transfer
Pattern
Photo/
Loop
Etching /
CMP
Si
Ion Implant /
Anneal
Etching /
CMP
Si
Ion Implant /
Anneal
Etching /
CMP
Si
Ion Implant /
Anneal
Etching /
CMP
Si
Ion Implant /
Anneal
Etching /
CMP
Si
1.75 u
Ion Implant /
Anneal
Etching /
CMP
Si
Ion Implant /
Anneal
Gate: +
Source - Drain: +
e- e- Si
~$300 /chip
X ~200 chips/wafer
http://www.nitride.co.jp/english
X 200 wafers/furnace /products/wafer.html
load =
$12 Million
per furnace
load http://www.dvhardware.net/article16696.html
Additional helpful websites
http://micro.magnet.fsu.edu/electromag/jav
a/transistor/
http://jas.eng.buffalo.edu/education/fab/N
MOS/nmos.html