Professional Documents
Culture Documents
s
adjustable down to 0.8 V.
with IOUT = 10 mA (VIN = 12 V, VOUT = 5 V)
n
ig
The AOZ3015PI comes in an exposed pad SO-8 350 µA supply current under typical application
package and is rated over a -40 °C to +85 °C operating Up to 95 % efficiency
es
ambient temperature range.
Internal soft-start
Output voltage adjustable to 0.8 V
D
Replacement Parts: 3 A continuous output current
ew
500 kHz PWM operation
AOZ6663DI
Cycle-by-cycle current limit
AOZ6683CI
N
Pre-bias start-up
Short-circuit protection
r Thermal shutdown
Fo
Exposed pad SO-8 package
d
Applications
de
Cable modems
om
ec
Typical Application
R
10µF
VIN VCC 90
VOUT
N
EN
AOZ3015PI LX
VOUT
Efficiency (%)
80
L1
R1
COMP C2, C3 5V OUTPUT
FB 22µF 70
3.3V OUTPUT
RC 2.5V OUTPUT
AGND PGND R2 1.8V OUTPUT
CC 60
50
0.01 0.1 1 10
Load Current (A)
Ordering Information
Part Number Ambient Temperature Range Package Environmental
AOZ3015PI -40 °C to +85 °C EPAD SO-8 Green Product
AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.
Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.
Pin Configuration
n s
PGND 1 8 VOUT
ig
es
VIN 2 7 EN
PAD
(LX)
D
AGND 3 6 COMP
VCC 4 5 FB
ew
Exposed Pad SO-8
N
(Top View)
r
Fo
Pin Description
d
de
2 VIN Supply voltage input. When VIN rises above the UVLO threshold and EN is logic high,
the device starts up.
m
3 AGND Analog ground. AGND is the reference point for controller section. AGND needs to be
electrically connected to PGND.
om
device. If on/off control in not needed, connect EN to VIN and do not leave it open.
8 VOUT VOUT sense pin for protection purposes.
N
Exposed pad LX Switching node. LX is the drain of the internal power FETs. LX is used as the thermal pad
of the power stage.
Block Diagram
VCC VIN
Reference ISen
Softstart –
& Bias
Q1
ILimit
n s
ig
+
+ PWM
PWM Level
es
EAmp – Control
FB – Comp Shifter
Logic
+ + LX
FET
D
Output Q2
VOUT Sense
Driver
ew
COMP
500kHz
Oscillator
r N
Fo
PEM Control
Vref Logic
PWM/PEM Iinfo
d
Master Control
de
Iinfo
en
AGND PGND
m
om
VCC, FB, COMP to AGND -0.3 V to 6.0 V Exposed Pad SO-8 (JA)(2) 50 °C/W
PGND to AGND -0.3 V to +0.3 V Note:
2. The value of JA is measured with the device mounted on a 1-in2
Junction Temperature (TJ) +150 °C
FR-4 board with 2 oz. Copper, in a still air environment with
Storage Temperature (TS) -65 °C to +150 °C TA = 25 °C. The value in any given application depends on the
ESD Rating(1) 2.0 kV user’s specific board design.
Note:
1. Devices are inherently ESD sensitive, handling precautions are
required. Human body model rating: 1.5 kΩ in series with 100 pF.
Electrical Characteristics
TA = 25 °C, VIN = VEN = 12 V, VOUT = 5 V unless otherwise specified(3)
s
Load Regulation 0.5 %
n
Line Regulation 1 %
ig
IFB Feedback Voltage Input Current 200 nA
es
VEN EN Input Threshold Off Threshold 0.6
V
On Threshold 2
D
VHYS EN Input Hysteresis 200 mV
EN Leakage Current µA
ew
1
SS Time 5 ms
MODULATOR
N
fO Frequency IOUT = 2 A 400 500 600 kHz
DMAX Maximum Duty Cycle r 85 %
Fo
TMIN Controllable Minimum On Time IOUT = 2 A 200 ns
Current Sense Transconductance(4) 8 A/ V
d
PROTECTION
ILIM Current Limit 3.5 4 A
en
OUTPUT STAGE
High-Side Switch On-Resistance VIN = 12 V 85 mΩ
ec
Note:
3. Specification in BOLD indicate an ambient temperature range of -40 °C to +85 °C. These specifications are not guaranteed to operate beyond the
Maximum Operating ratings.
ot
VLX VLX
10V/div 10V/div
Vo
Vo
s
0.2V/div
0.2V/div
n
ig
IL
IL 1A/div
es
1A/div
D
20µs/div 20µs/div
ew
Short Circuit Protection Short Circuit Recovery
N
VLX
10V/div VLX
r 10V/div
Fo
Vo
2V/div
Vo
d
2V/div
de
IL
2A/div IL
en
2A/div
m
20ms/div 20ms/div
om
Vin
R
5V/div
ot
Vo
2V/div
N
Vo
0.2V/div
Io
2A/div Io
2A/div
5ms/div 100µs/div
Detailed Description The inductor current flows from the input through the
inductor to the output. When the current signal exceeds
The AOZ3015PI is a current-mode step down regulator
the error voltage, the high-side switch is off. The inductor
with an integrated high-side PMOS switch and a low-side
current is freewheeling through the internal low-side
NMOS switch. The AOZ3015PI operates from a 4.5 V to
N-MOSFET switch to output. The internal adaptive FET
18 V input voltage range and supplies up to 3 A of load
driver guarantees no turn on overlap of both the
current. Features include enable control, power-on reset,
high-side and the low-side switch.
input under voltage lockout, output over voltage
protection, internal soft-start and thermal shut down. Compared with regulators using freewheeling Schottky
diodes, the AOZ3015PI uses a freewheeling NMOSFET
The AOZ3015PI is available in an exposed pad SO-8
to realize synchronous rectification. This greatly
package.
improves the converter efficiency and reduces power
s
loss in the low-side switch.
n
Enable and Soft Start
ig
The AOZ3015PI has an internal soft-start feature to limit The AOZ3015PI uses a P-Channel MOSFET as the
in-rush current and ensure the output voltage ramps up high-side switch. This saves the bootstrap capacitor
es
smoothly to regulation voltage. The soft start process normally seen in a circuit using an NMOS switch.
begins when the input voltage rises to 4 V and voltage on
D
the EN pin is HIGH. In the soft start process, the Output Voltage Programming
output voltage is typically ramped to regulation voltage in Output voltage can be set by feeding back the output to
ew
5 ms. The 5 ms soft-start pin time is set internally. the FB pin using a resistor divider network as shown in
Figure 1. The resistor divider network includes R1 and
The EN pin of the AOZ3015PI is active high. Connect the
R2. Usually, a design is started by picking a fixed R2
N
EN pin to VIN if the enable function is not used. Pulling
value and calculating the required R1 with the equation
EN to ground will disable the AOZ3015PI. Do not leave
below:
EN open. The voltage on the EN pin must be above 2 V r
Fo
to enable the AOZ3015PI. When the EN pin voltage falls R 1
below 0.6 V, the AOZ3015PI is disabled. V O = 0.8 1 + -------
R 2
d
Under low output current settings, the AOZ3015PI will Some standard value of R1 and R2 for the most common
operate with pulse energy mode to obtain high efficiency. output voltages are listed in Table 1.
In pulse energy mode, the PWM will not turn off until the
en
VO (V)
Steady-State Operation 0.8 1.0 Open
om
of the FB pin voltage and reference voltage is amplified The combination of R1 and R2 should be large enough to
by the internal transconductance error amplifier. The avoid drawing excessive current from the output, which
error voltage, which shows on the COMP pin, is will cause power loss.
compared against the current signal, which is the sum of
inductor current signal and ramp compensation signal, at
the PWM comparator input. If the current signal is less
than the error voltage, the internal high-side switch is on.
s
The peak inductor current is automatically limited The input ripple voltage can be approximated by
n
cycle-by-cycle. equation below:
ig
When the output is shorted to ground under fault IO VO VO
V IN = ----------------- 1 – --------- ---------
es
conditions, the inductor current slowly decays during a f C IN V IN V IN
switching cycle because the output voltage is 0 V.
D
To prevent catastrophic failure, a secondary current limit Since the input current is discontinuous in a buck
is designed inside the AOZ3015PI. The measured converter, the current stress on the input capacitor is
ew
inductor current is compared against a preset voltage another concern when selecting the capacitor. For a buck
which represents the current limit. When the output circuit, the RMS value of input capacitor current can be
current is greater than the current limit, the high side calculated by:
N
switch will be turned off. The converter will initiate a soft
start once the over-current condition is resolved. VO VO
I CIN_RMS = I O --------
r - 1 – --------
-
V IN V IN
Fo
OCP (typ) vs. Input Voltage
3.9
if we let m equal the conversion ratio:
d
3.7
VO
de
3.5
--------
- = m
OCP Average (A)
3.3
V IN
en
3.1
The relationship between the input capacitor RMS
current and voltage conversion ratio is calculated and
m
2.9
shown in Figure 2 below. It can be seen that when VO is
2.7
om
0.4
R
0.2
converter will be shut down.
0.1
Thermal Protection
An internal temperature sensor monitors the junction 0
temperature. The sensor shuts down the internal control 0 0.5 1
circuit and high side PMOS if the junction temperature m
exceeds 150 ºC. The regulator will restart automatically
under the control of the soft-start circuit when the junction Figure 2. ICIN vs. Voltage Conversion Ratio
temperature decreases to 100 ºC.
For reliable operation and best performance, the input Output Capacitor
capacitors must have a current rating higher than The output capacitor is selected based on the DC output
ICIN_RMS at the worst operating conditions. Ceramic voltage rating, output ripple voltage specification and
capacitors are preferred for input capacitors because of ripple current rating.
their low ESR and high current rating. Depending on the
application circuits, other low ESR tantalum capacitors The selected output capacitor must have a higher rated
may be used. When selecting ceramic capacitors, X5R or voltage specification than the maximum desired output
X7R type dielectric ceramic capacitors should be used voltage including ripple. De-rating needs to be
for their better temperature and voltage characteristics. considered for long term reliability.
Note that the ripple current rating from capacitor
manufactures are based on a certain operating life time. Output ripple voltage specification is another important
Further de-rating may need to be considered for long factor for selecting the output capacitor. In a buck
s
term reliability. converter circuit, output ripple voltage is determined by
n
inductor value, switching frequency, output capacitor
ig
Inductor value and ESR. It can be calculated by the equation
below:
es
The inductor is used to supply constant current to output
when it is driven by a switching voltage. For a given input 1
and output voltage, inductance and switching frequency V O = I L ESR CO + -------------------------
8fC
D
together decide the inductor ripple current, which is: O
ew
VO VO where,
I L = ----------- 1 – --------
- CO is output capacitor value, and
fL V IN
ESRCO is the equivalent series resistance of the output
N
capacitor.
The peak inductor current is:
r
When a low ESR ceramic capacitor is used as the output
Fo
I L
I Lpeak = I O + -------- capacitor, the impedance of the capacitor at the switching
2 frequency dominates. Output ripple is mainly caused by
capacitor value and inductor ripple current. The output
d
High inductance gives low inductor ripple current but ripple voltage calculation can be simplified to:
de
When selecting the inductor, confirm it is able to handle ripple voltage calculation can be further simplified to:
the peak current without saturation at the highest
V O = I L ESR CO
ec
operating temperature.
available from Coilcraft, Elytone and Murata. Shielded In a buck converter, output capacitor current is
inductors are small and radiate less EMI noise. However, continuous. The RMS current of output capacitor is
they cost more than unshielded inductors. The choice decided by the peak to peak inductor ripple current. It can
depends on EMI requirement, price and size. be calculated by:
I L
I CO_RMS = ----------
12
Usually, the ripple current rating of the output capacitor is The zero given by the external compensation network,
a smaller issue because of the low current stress. When capacitor CC and resistor RC, is located at:
the buck inductor is selected to be very small and
inductor ripple current is high, the output capacitor could 1
f Z2 = -----------------------------------
be overstressed. 2 C C R C
s
means faster response to load transients. However, the
bandwidth should not be too high because of system
n
With peak current mode control, the buck power stage stability concern. When designing the compensation
ig
can be simplified to be a one-pole and one-zero system loop, converter stability under all line and load condition
in frequency domain. The pole is dominant pole can be
es
must be considered.
calculated by:
Usually, it is recommended to set the bandwidth to be
D
1
f P1 = ----------------------------------- equal or less than 1/10 of the switching frequency.
2 C O R L
ew
The strategy for choosing RC and CC is to set the cross
The zero is a ESR zero due to the output capacitor and over frequency with RC and set the compensator zero
its ESR. It is can be calculated by: with CC. Using selected crossover frequency, fC, to
N
calculate RC:
1
f Z1 = ------------------------------------------------ r
2 C O ESR CO VO 2 C C
Fo
R C = f C ---------- -----------------------------
-
where; V G G
FB EA CS
CO is the output filter capacitor,
d
where;
RL is load resistor value, and
de
VFB is 0.8V,
The compensation design shapes the converter control
loop transfer function for the desired gain and phase. GEA is the error amplifier transconductance, which is
200 x 10-6 A/V, and
m
2 R C f P1
G EA
N
f P2 = -------------------------------------------
2 C C G VEA The above equation can be simplified to:
where; CO RL
C C = ---------------------
GEA is the error amplifier transconductance, which is 200 x 10-6 RC
A/V,
GVEA is the error amplifier voltage gain, which is 500 V/V, and An easy-to-use application software which helps to
design and simulate the compensation loop can be found
CC is the compensation capacitor in Figure 1.
at www.aosmd.com.
s
low side NMOSFET is on. dissipation.
n
3. The input capacitor should be connected as close as
ig
In PCB layout, minimizing the area of the two loops will
possible to the VIN pin and the PGND pin.
reduce the noise of the circuit and improves efficiency.
es
A ground plane is strongly recommended to connect the 4. A ground plane is preferred. If a ground plane is not
input capacitor, the output capacitor, and the PGND pin used, separate PGND from AGND and only connect
D
of the AOZ3015PI. them at one point to avoid the PGND pin noise
coupling to the AGND pin.
In the AOZ3015PI buck regulator circuit, the major power
ew
5. Make the current trace from the LX pad to L to Co to
dissipating components are the AOZ3015PI and the
the PGND as short as possible.
output inductor. The total power dissipation of converter
N
circuit can be measured by input power minus output 6. Pour copper plane on all unused board area and
power: connect it to stable DC nodes, like VIN, GND or
r VOUT.
P total_loss = V IN I IN – V O I O
Fo
7. Keep sensitive signal trace away from the LX pad.
The power dissipation of the inductor can be
d
Gauge plane
D0 0.2500
C
L1
E2 E3 E1 E
n s
ig
es
D
D1 L1'
Note 5
D
θ
ew
7 (4x)
N
A2 A
r
Fo
B e
A1
3.70
A2 1.40 1.50 1.60 A2 0.055 0.059 0.063
B 0.31 0.406 0.51 B 0.012 0.016 0.020
m
2.71
e — 1.27 — e — 0.050 —
2.87 E1 3.80 3.90 4.00 E1 0.150 0.153 0.157
R
Carrier Tape P1
D1
P2
T
E1
E2 E
n s
B0
ig
K0 D0
A0 P0 Feeding Direction
es
UNIT: mm
Package A0 B0 K0 D0 D1 E E1 E2 P0 P1 P2 T
D
SO-8 6.40 5.20 2.10 1.60 1.50 12.00 1.75 5.50 8.00 4.00 2.00 0.25
(12mm) ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10
ew
N
Reel
W1
r
Fo
S
G
d
de
N
M K
V
en
R
m
H
om
W
UNIT: mm
Tape Size Reel Size M N W W1 H K S G R V
ec
Part Marking
Z3015PI
Part Number Code
FAYWLT
ns
ig
Fab & Assembly Location Assembly Lot Code
es
Year & Week Code
D
ew
r N
Fo
d
de
LEGAL DISCLAIMER
en
Applications or uses as critical components in life support devices or systems are not authorized. AOS does not
m
assume any liability arising out of such applications or uses of its products. AOS reserves the right to make
changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the
om
product for their intended application. Customer shall comply with applicable legal requirements, including all
applicable export control rules, regulations and limitations.
ec
AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale
R
ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL
N
1. Life support devices or systems are devices or 2. A critical component in any component of a life
systems which, (a) are intended for surgical implant into support, device, or system whose failure to perform can
the body or (b) support or sustain life, and (c) whose be reasonably expected to cause the failure of the life
failure to perform when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can be effectiveness.
reasonably expected to result in a significant injury of
the user.