You are on page 1of 1

Sugesstions on architecture:

1. Which of the architecture is power efficient?


a) RISC b) ISA c) IANA d) CISC

2. To reduce the memory access time we generally make use of ______


a) SDRAMs b) Heaps c) Caches d) Higher capacity
RAMs

3. ________ are the different type/s of generating control signals.


a) Hardwired b) Micro-instruction c) Micro-programmed d) Both Micro-
programmed and Hardwired

4. During a write operation if the required block is not present in the cache then ______
occurs.
a) Write miss b) Write latency c) Write hit d) Write delay

5. The number of successful accesses to memory stated as a fraction is called as _____


a) Access rate b) Success rate c) Hit rate d) Miss rate

6. Draw the Pin Diagram of 8086? And explain the pins?


7. what is virtual memory? explain logical and physical address.
8. write short note on TLB?
9. write the difference between array and vector processing?
10. what do you mean by arithmetic and instruction pipeline?

You might also like