Professional Documents
Culture Documents
50
PROC. of SMALL SYSTEMS SIMULATION SYMPOSIUM fSSSS 2005). Nig. SERBIA & MONTENEGRO. 28-29 MARCH 2005
For simulation of this and other similar systems we set of measurements; the selection of a set testing points (or
have previously implemented "Alecsis - the simulator for output signals); and most importantly, the synthesis of
circuits and systems" [2-4]. It is a mixed-signal (analogue optimal testing signals that will be applied at the system
and discrete), mixed-level (system-level analogue and inputs for detecting and observing the listed fault effects.
digital, device-level electrical, gate-level digital and grid- Here, "optimal" means that one test signal covers as many
level mechanical), and mixed-description (behavioural faults as possible.
digital, behavioural analogue, circuit-electrical, gate- After selection of test signals, the fault coverage has to
digital, algebraic logic and electrical and partial equation be evaluated. To do that, as many replicas of the original
with boundary condition management) simulator. A library circuit as the number of predicted faults have to be created.
of built-in models has been developed. For large complex systems containing mechanical,
analogue and digital parts, the number of replicas becomes
huge. Each replica has one fault inserted. The fault
coverage is evaluated after simulation of the faulty systems
by comparing the results thus obtained with the response of
the fault-fi-ee system. If these two differ, the fault is
covered and the corresponding entry in the fault list can be
removed.
As already mentioned, simulation of the system under
consideration is time consuming per se. Thus, should we
repetitively simulate at the PDE level - the most time
output ( V )
consuming part - when faults occur within the analogue or
the digital part of the system?
We avoid this by black-box modelling of the non-
0.0002 0.0004 0.0008
electronic parts (mechanical, optical, electromagnetic etc.),
time (s)
capturing their properties and so enabling radically faster
Fig. 3. Time-domain simulation results for the system of Fig. 1. simulation. We capture this black-box behaviour by using
The displayed signals are pressure, displacement of the pressure artificial neural networks (ANNs). As already proven
sensor centre, sensor capacitance, and the output voltage elsewhere [19-24] this approach has been very successftil
In addition, a hardware description language named in modelling non-linear dynamic electronic systems.
AleC++ was developed as a superset of C++ in order to In the next section, we show how the system of Fig. 1
make the description of the models tractable. may be simplified by substituting the membrane with a
Fig. 2 and Fig. 3 show some simulation results of the lumped (nonlinear with respect to the pressure) capacitor
system depicted in Fig. 1. The mechanical and the modelled using an A N N . Faults will be introduced and
electrical part are modelled within a single description and simulation of the fault-free and faulty circuits will be
the simulation performs simultaneous evaluation of all demonstrated.
system variables that are (in this case) displacements,
voltages, currents, and states. I V . B L A C K - B O X MODELING
The concept proposed in this simulation system has
been widely recognized [5-10]. In some cases this strategy capacitance |pFj
was adopted as a base for further developments [11].
III. F A U L T SIMULATION
51
PROC. of SMALL SYSTEMS SIMULATION SYMPOSIUM (SSSS 2005). Nl5. SERBIA & MONTENEGRO. 28-29 MARCH 2005
0(2.3i
ic=C{py (1)
dt
was implemented according to [19]. Discretization was
performed first:
..n+1 Fig. 7. Input to simulations
+ Sv) (2)
where A and B are constants derived from the discretization output |V1
mie. n stands for the time instance counter. 4
After that, linearization was applied in order to 3.«
implement Newton's method for nonlinear analysis. This J.2
yields U
;n+l,m+l _;n+l,m _j_^n+l,m ^ „ n + l , m + l _ „ n + l , ' «
)+ J.4
(3) 2
0.1 0.3 •J 0.4 O.S S.6 0.7
where time |ms|
Fig. 8. Simulation results of the circuit of Fig. 1 with the
membrane substitated by a lumped capacitor
52
PROC. of SMALL SYSTEMS SIMULATION SYMPOSIUM (SSSS 20051. NI§. SERBIA & MONTENEGRO. 28-29 MARCH 2005
What is the difference between the two traces? To There are five faults to be diagnosed. Accordingly, the fault
obtain the result of Fig. 8 we need to simulate a circuit dictionary has six rows enumerated from zero to five, the
described by 5 network variables only, compared with zeroth representing the fault-fi-ee (FF) system. These
1005 to describe the original circuit. This enables numbers are referred to as the fault codes. The last column
inexpensive repetitive simulation of the system when faults in Table 2 shows the system response ( D C voltage at the
are inserted. output, FoDc) for the fault-free and the faulty circuits.
53
PROC. of SMALL SYSTEMS SIMULATION SYMPOSIUM (SSSS 2005). NiS. SERBIA & MONTENEGRO. 28-29 MARCH 2005
54