Professional Documents
Culture Documents
MCP 1725
MCP 1725
Features Description
• 500 mA Output Current Capability The MCP1725 is a 500 mA Low Dropout (LDO) linear
• Input Operating Voltage Range: 2.3V to 6.0V regulator that provides high current and low output
• Adjustable Output Voltage Range: 0.8V to 5.0V voltages in a very small package. The MCP1725
comes in a fixed (or adjustable) output voltage version,
• Standard Fixed Output Voltages:
with an output voltage range of 0.8V to 5.0V. The
- 0.8V, 1.2V, 1.8V, 2.5V, 3.0V, 3.3V, 5.0V 500 mA output current capability, combined with the
• Other Fixed Output Voltage Options Available low output voltage capability, make the MCP1725 a
Upon Request good choice for new sub-1.8V output voltage LDO
• Low Dropout Voltage: 210 mV typical at 500 mA applications that have high current demands.
• Typical Output Voltage Tolerance: 0.5% The MCP1725 is stable using ceramic output
• Stable with 1.0 µF Ceramic Output Capacitor capacitors that inherently provide lower output noise
• Fast response to Load Transients and reduce the size and cost of the entire regulator
solution. Only 1 µF of output capacitance is needed to
• Low Supply Current: 120 µA (typical)
stabilize the LDO.
• Low Shutdown Supply Current: 0.1 µA (typical)
Using CMOS construction, the quiescent current
• Adjustable Delay on Power Good Output
consumed by the MCP1725 is typically less than
• Short Circuit Current Limiting and 120 µA over the entire input voltage range, making it
Overtemperature Protection attractive for portable computing applications that
• 2x3 DFN-8 and SOIC-8 Package Options demand high output current. When shut down, the
quiescent current is reduced to less than 0.1 µA.
Applications The scaled-down output voltage is internally monitored
• High-Speed Driver Chipset Power and a power good (PWRGD) output is provided when
the output is within 92% of regulation (typical). An
• Networking Backplane Cards
external capacitor can be used on the CDELAY pin to
• Notebook Computers adjust the delay from 200 µs to 300 ms.
• Network Interface Cards
The overtemperature and short circuit current-limiting
• Palmtop Computers provide additional protection for the LDO during system
• Video Graphics Adapters fault conditions.
• 2.5V to 1.XV Regulators
Package Types
Adjustable (SOIC-8) Fixed (SOIC-8) Adjustable (2x3 DFN) Fixed (2x3 DFN)
VIN 1 8 VOUT VIN 1 8 VOUT VIN 1 VIN 1
8 VOUT 8 VOUT
VIN 2 7 ADJ VIN 2 7 Sense
VIN 2 7 ADJ VIN 2 7 Sense
SHDN 3 6 CDELAY SHDN 3 6 CDELAY
SHDN 3 6 CDELAY SHDN 3 6 CDELAY
GND 4 5 PWRGD GND 4 5 PWRGD
GND 4 5 PWRGD GND 4 5 PWRGD
2 VIN Sense 7
C1 C2
4.7 µF 1 µF
3 SHDN CDELAY 6
R1
4 GND PWRGD 5 100 kΩ
C3
On 1000 pF
Off
PWRGD
PWRGD
PMOS
VIN VOUT
Undervoltage
Lock Out
(UVLO)
ISNS Cf Rf
SHDN ADJ
+
Driver w/limit
and SHDN EA
Overtemperature
–
Sensing
SHDN
VREF
V IN
SHDN Reference
Soft-Start
PWRGD
Comp TDELAY
GND
92% of VREF
CDELAY
PMOS
VIN VOUT
Undervoltage
Lock Out
(UVLO)
ISNS Cf Rf
SHDN Sense
+
Driver w/limit
and SHDN EA
Overtemperature
Sensing –
SHDN
VREF
V IN
SHDN Reference
Soft-Start
PWRGD
Comp TDELAY
GND
92% of VREF
CDELAY
AC/DC CHARACTERISTICS
Electrical Specifications: Unless otherwise noted, VIN = VOUT(MAX) + VDROPOUT(MAX) (Note 1), VR = 1.8V for Adjustable Output,
IOUT = 1 mA, CIN = COUT = 4.7 µF (X7R Ceramic), TA = +25°C.
Boldface type applies for junction temperatures, TJ (Note 7) of -40°C to +125°C
Dropout Characteristics
Dropout Voltage VIN-VOUT — 210 350 mV IOUT = 500 mA, (Note 5)
VIN(MIN) = 2.3V
Power Good Characteristics
PWRGD Input Voltage Operat- VPWRGD_VIN 1.0 — 6.0 V TA = +25°C
ing Range 1.2 — 6.0 TA = -40°C to +125°C
For VIN < 2.3V, ISINK = 100 µA
PWRGD Threshold Voltage VPWRGD_TH — — — %VOUT Falling Edge
(Referenced to VOUT) 89 92 95 VOUT < 2.5V Fixed, VOUT =
Adj.
90 92 94 VOUT >= 2.5V Fixed
PWRGD Threshold Hysteresis VPWRGD_HYS 1.0 2.0 3.0 %VOUT
PWRGD Output Voltage Low VPWRGD_L — 0.2 0.4 V IPWRGD SINK = 1.2 mA,
ADJ = 0V, SENSE = 0V
PWRGD Leakage PWRGD_LK — 1 — nA VPWRGD = VIN = 6.0V
PWRGD Time Delay TPG Rising Edge
RPULLUP = 10 kΩ
ICDELAY = 140 nA (Typ)
— 200 — µs CDELAY = OPEN
10 30 55 ms CDELAY = 0.01 µF
— 300 — ms CDELAY = 0.1 µF
Detect Threshold to PWRGD TVDET-PWRGD — 200 — µs VADJ or VSENSE =
Active Time Delay VPWRGD_TH + 20 mV to
VPWRGD_TH - 20 mV
Shutdown Input
Logic High Input VSHDN-HIGH 45 — — %VIN VIN = 2.3V to 6.0V
Logic Low Input VSHDN-LOW — — 15 %VIN VIN = 2.3V to 6.0V
SHDN Input Leakage Current SHDNILK -0.1 ±0.001 +0.1 µA VIN = 6V, SHDN =VIN,
SHDN = GND
Note 1: The minimum VIN must meet two conditions: VIN ≥ 2.3V and VIN ≥ VOUT(MAX) + VDROPOUT(MAX).
2: VR is the nominal regulator output voltage for the fixed cases. VR = 1.2V, 1.8V, etc. VR is the desired set point output
voltage for the adjustable cases. VR = VADJ * ((R1/R2)+1). Figure 4-1.
3: TCVOUT = (VOUT-HIGH – VOUT-LOW) *106 / (VR * ΔTemperature). VOUT-HIGH is the highest voltage measured over the
temperature range. VOUT-LOW is the lowest voltage measured over the temperature range.
4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is
tested over a load range from 1 mA to the maximum specified output current.
5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its
nominal value that was measured with an input voltage of VOUT = VR + VDROPOUT(MAX).
6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction
temperature and the thermal resistance from junction to air. (i.e., TA, TJ, θJA). Exceeding the maximum allowable power
dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained
junction temperatures above +150°C can impact device reliability.
7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the
desired junction temperature. The test time is small enough such that the rise in the junction temperature over the
ambient temperature is not significant.
AC Performance
Output Delay From SHDN TOR — 100 — µs SHDN = GND to VIN
VOUT = GND to 95% VR
Output Noise eN — 2.0 — µV/√Hz IOUT = 200 mA, f = 1 kHz,
COUT = 10 µF (X7R Ceramic),
VOUT = 2.5V
Power Supply Ripple Rejection PSRR — 60 — dB f = 100 Hz, COUT = 10 µF,
Ratio IOUT = 10 mA,
VINAC = 30 mV pk-pk,
CIN = 0 µF
Thermal Shutdown Temperature TSD — 150 — °C IOUT = 100 µA, VOUT = 1.8V,
VIN = 2.8V
Thermal Shutdown Hysteresis ΔTSD — 10 — °C IOUT = 100 µA, VOUT = 1.8V,
VIN = 2.8V
Note 1: The minimum VIN must meet two conditions: VIN ≥ 2.3V and VIN ≥ VOUT(MAX) + VDROPOUT(MAX).
2: VR is the nominal regulator output voltage for the fixed cases. VR = 1.2V, 1.8V, etc. VR is the desired set point output
voltage for the adjustable cases. VR = VADJ * ((R1/R2)+1). Figure 4-1.
3: TCVOUT = (VOUT-HIGH – VOUT-LOW) *106 / (VR * ΔTemperature). VOUT-HIGH is the highest voltage measured over the
temperature range. VOUT-LOW is the lowest voltage measured over the temperature range.
4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is
tested over a load range from 1 mA to the maximum specified output current.
5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its
nominal value that was measured with an input voltage of VOUT = VR + VDROPOUT(MAX).
6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction
temperature and the thermal resistance from junction to air. (i.e., TA, TJ, θJA). Exceeding the maximum allowable power
dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained
junction temperatures above +150°C can impact device reliability.
7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the
desired junction temperature. The test time is small enough such that the rise in the junction temperature over the
ambient temperature is not significant.
TEMPERATURE SPECIFICATIONS
Electrical Specifications: Unless otherwise indicated, all limits apply for VIN = 2.3V to 6.0V.
Parameters Sym Min Typ Max Units Conditions
Temperature Ranges
Operating Junction Temperature Range TJ -40 — +125 °C Steady State
Maximum Junction Temperature TJ — — +150 °C Transient
Storage Temperature Range TA -65 — +150 °C
Thermal Package Resistances
Thermal Resistance, 8LD 2x3 DFN θJA — 76 — °C/W 4-Layer JC51-7
θJC — 26 — °C/W Standard Board with
vias
Thermal Resistance, 8LD SOIC θJA — 163 — °C/W 4-Layer JC51-7
θJC — 38.8 — °C/W Standard Board
150 0.12
IOUT = 0 mA VIN = 2.3V to 6.0V
140
Quiescent Current (µA)
0.10
FIGURE 2-1: Quiescent Current vs. Input FIGURE 2-4: Line Regulation vs.
Voltage (1.8V Adjustable). Temperature (1.8V Adjustable).
210 0.20
VOUT = 1.2V Adj 0.18 VOUT = 3.3V
200
Load Regulation (%)
0.16
Ground Current (µA)
190
0.14
180
0.12 VOUT = 0.8V
170
0.10 VOUT = 1.8V
160
0.08
150 VIN = 2.5V
0.06 VOUT = 5V
140 VIN = 3.3V 0.04
130 VIN = 5.0V 0.02 IOUT = 1.0 mA to 500 mA
120 0.00
0 100 200 300 400 500 -45 -20 5 30 55 80 105 130
Load Current (mA) Temperature (°C)
FIGURE 2-2: Ground Current vs. Load FIGURE 2-5: Load Regulation vs.
Current (1.2V Adjustable). Temperature (Adjustable Version).
150 0.412
IOUT = 0 mA IOUT = 1 mA
140
Quiescent Current (µA)
80 0.408
-45 -20 5 30 55 80 105 130 -45 -20 5 30 55 80 105 130
Temperature (°C) Temperature (°C)
FIGURE 2-3: Quiescent Current vs. FIGURE 2-6: Adjust Pin Voltage vs.
Junction Temperature (1.8V Adjustable). Temperature.
0.25 150
IOUT = 0 mA
VOUT = 5.0V 140
+130°C
130
0.15 VOUT = 2.5V
120
0.10 110
+90°C
100
0.05 0°C +25°C
90
-45°C
0.00 80
0 100 200 300 400 500 2 3 4 5 6
Load Current (mA) Input Voltage (V)
FIGURE 2-7: Dropout Voltage vs. Load FIGURE 2-10: Quiescent Current vs. Input
Current (Adjustable Version). Voltage (0.8V Fixed).
0.28 150
IOUT = 500 mA IOUT = 0 mA
0.24 130
VOUT = 5.0V
0.22 VOUT = 3.3V 120
0.20 110
+135°C
0.18 VOUT = 2.5V 100
-45°C 0°C +25°C +90°C
0.16 90
-45 -20 5 30 55 80 105 130 3 3.5 4 4.5 5 5.5 6
Temperature (°C) Input Voltage (V)
FIGURE 2-8: Dropout Voltage vs. FIGURE 2-11: Quiescent Current vs. Input
Temperature (Adjustable Version). Voltage (2.5V Fixed).
35 210
CDELAY = 0.01 µF
34
Power Good Time Delay (ms)
IOUT = 0 mA
33 VIN = 2.3V
Ground Current (µA)
190
32
31 170
30 VOUT = 5.0V
VIN = 5.0V
29 150
28 VIN = 3.0V
VOUT = 2.5V
27 130
26
25 110
-45 -20 5 30 55 80 105 130 0 100 200 300 400 500
FIGURE 2-9: Power Good (PWRGD) FIGURE 2-12: Ground Current vs. Load
Time Delay vs. Temperature (Adjustable Current.
Version).
140 0.050
IOUT = 0 mA VOUT = 2.5V
0.045 VIN = 3.0V to 6.0V
Quiescent Current (µA)
FIGURE 2-13: Quiescent Current vs. FIGURE 2-16: Line Regulation vs.
Junction Temperature. Temperature (2.5V Fixed).
1.0 0.20
VOUT = 0.8V IOUT = 1.0 mA to 500 mA
0.9 0.18
VOUT = 0.8V
VOUT = 1.2V
0.6
0.12
0.5
VIN = 2.3V 0.10
0.4 VIN = 6.0V
0.3 0.08
VIN = 3.3V
0.2 0.06
0.1 0.04
0.0 0.02
-45 -20 5 30 55 80 105 130 -45 -20 5 30 55 80 105 130
Temperature (°C) Temperature (°C)
FIGURE 2-14: ISHDN vs. Temperature. FIGURE 2-17: Load Regulation vs.
Temperature (VOUT < 2.5V Fixed).
0.10 0.00
VIN = 2.3V to 6.0V
0.09 IOUT = 1 mA IOUT = 1.0 mA to 500 mA
VOUT = 0.8V -0.05
Line Regulation (%/V)
0.08
Load Regulation (%)
VOUT = 2.5V
0.07 -0.10
0.06 IOUT = 50 mA -0.15
0.05
IOUT = 100 mA -0.20 VOUT = 5.0V
0.04
IOUT = 250 mA
0.03 -0.25
0.02
-0.30
0.01 IOUT = 500 mA
0.00 -0.35
-45 -20 5 30 55 80 105 130 -45 -20 5 30 55 80 105 130
FIGURE 2-15: Line Regulation vs. FIGURE 2-18: Load Regulation vs.
Temperature (0.8V Fixed). Temperature (VOUT ≥ 2.5V Fixed).
0.25
VOUT = 5.0V 10
VIN = 3.3V ILOAD = 200 mA
0.20
Dropout Voltage (V)
Noise (μV/¥Hz)
0.15 VOUT = 2.5V VIN = 2.3V
VOUT = 0.8V
0.10 0.1
0.05 0.01
0.00
0.001
0 100 200 300 400 500
0.01 0.1 1 10 100 1000
Load Current (mA) Frequency (kHz)
FIGURE 2-19: Dropout Voltage vs. Load FIGURE 2-22: Output Noise Voltage
Current. Density vs. Frequency.
0.28
ILOAD = 500 mA 0
0.26
-10
Dropout Voltage (V)
0.24
VOUT = 5.0V
-20
0.22
PSRR (dB)
0.20 -30
0.18 VOUT = 2.5V -40
VR=1.2V Adj
0.16 -50 COUT=4.7 μF ceramic X7R
0.14 VIN=2.5V
-60
CIN=0 μF
0.12 -70 IOUT=10 mA
0.10
-80
-45 -20 5 30 55 80 105 130
0.01 0.1 1 10 100 1000
Temperature (°C) Frequency (kHz)
FIGURE 2-20: Dropout Voltage vs. FIGURE 2-23: Power Supply Ripple
Temperature. Rejection (PSRR) vs. Frequency (VOUT = 1.2V
Adj.).
1.20
IPEAK 0
Short Circuit Current (A)
1.10 -10
1.00 VOUT = 2.5V Fixed
-20
CIN = 3000 µF
PSRR (dB)
0.90 -30
0.80 -40
VR=1.2V Adj
0.70 -50 COUT=22 μF ceramic X7R
ISTEADY STATE VIN=2.5V
-60
0.60 CIN=0 μF
-70 IOUT=10 mA
0.50
-80
3.0 3.5 4.0 4.5 5.0 5.5 6.0
0.01 0.1 1 10 100 1000
Input Voltage (V) Frequency (kHz)
FIGURE 2-21: Short Circuit Current vs. FIGURE 2-24: Power Supply Ripple
Input Voltage. Rejection (PSRR) vs. Frequency (VOUT = 1.2V
Adj.).
0
-10
-20
PSRR (dB)
-30
-40
VR=2.5V Fixed
-50 COUT=4.7 μF ceramic X7R
VIN=3.3V
-60
CIN=0 μF
-70 IOUT=10 mA
-80
0.01 0.1 1 10 100 1000
Frequency (KHz)
FIGURE 2-25: Power Supply Ripple FIGURE 2-28: 2.5V (Adj.) Startup from
Rejection (PSRR) vs. Frequency (VOUT = 2.5V Shutdown.
Fixed).
0
-10
-20
PSRR (dB)
-30
-40
VR=2.5V Fixed
-50 COUT=22 μF ceramic X7R
VIN=3.3V
-60
CIN=0 μF
-70 IOUT=10 mA
-80
0.01 0.1 1 10 100 1000
Frequency (KHz)
FIGURE 2-26: Power Supply Ripple FIGURE 2-29: Power Good (PWRGD)
Rejection (PSRR) vs. Frequency (VOUT = 2.5V Timing with Cdelay of 1000 pF (2.5V Fixed).
Fixed).
FIGURE 2-27: 2.5V (Adj.) Startup from VIN. FIGURE 2-30: Power Good (PWRGD)
Timing with CDELAY of 0.01 µF (2.5V Fixed).
FIGURE 2-31: Dynamic Line Response FIGURE 2-33: Dynamic Load Response
(5.0V Fixed). (2.5V Fixed, 1 mA to 500 mA).
FIGURE 2-32: Dynamic Line Response FIGURE 2-34: Dynamic Load Response
(2.5V Fixed). (2.5V Fixed, 10 mA to 500 mA).
3.1 Input Voltage Supply (VIN) 3.4 Power Good Output (PWRGD)
Connect the unregulated or regulated input voltage The PWRGD output is an open-drain output used to
source to VIN. If the input voltage source is located indicate when the LDO output voltage is within 92%
several inches away from the LDO, or the input source (typically) of its nominal regulation value. The PWRGD
is a battery, it is recommended that an input capacitor threshold has a typical hysteresis value of 2%. The
be used. A typical input capacitance value of 1 µF to PWRGD output is typically delayed by 200 µs (typical,
10 µF should be sufficient for most applications. no capacitance on CDELAY pin) from the time the LDO
output is within 92% + 3% (max hysteresis) of the
3.2 Shutdown Control Input (SHDN) regulated output value on power-up. This delay time is
controlled by the CDELAY pin.
The SHDN input is used to turn the LDO output voltage
on and off. When the SHDN input is at a logic-high 3.5 Power Good Delay Set-Point Input
level, the LDO output voltage is enabled. When the
SHDN input is pulled to a logic-low level, the LDO
(CDELAY)
output voltage is disabled. When the SHDN input is The CDELAY input sets the power-up delay time for the
pulled low, the PWRGD output also goes low and the PWRGD output. By connecting an external capacitor
LDO enters a low quiescent current shutdown state from the CDELAY pin to ground, the typical delay times
where the typical quiescent current is 0.1 µA. for the PWRGD output can be adjusted from 200 µs (no
capacitance) to 300 ms (0.1 µF capacitor). This allows
3.3 Ground (GND) for the optimal setting of the system reset time.
Connect the GND pin of the LDO to a quiet circuit
ground. This will help the LDO power supply rejection
ratio and noise performance. The ground pin of the
LDO only conducts the quiescent current of the LDO
(typically 120 µA), so a heavy trace is not required.
For applications that have switching or noisy inputs, tie
the GND pin to the return of the output capacitor.
Ground planes help lower inductance and voltage
spikes caused by fast transient load currents and are
recommended for applications that are subjected to
fast load transients.
SHDN
PWRGD
VOUT
EQUATION 5-1:
P LDO = ( V IN ( MAX ) ) – V OUT ( MIN ) ) × I OUT ( MAX ) )
Where:
PLDO = LDO Pass device internal
power dissipation
VIN(MAX) = Maximum input voltage
VOUT(MIN) = LDO minimum output voltage
XXXXXXXX 250802E
XXXXYYWW e3
SN^^0750
NNN 256
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
D e
b
N N
L
E E2
EXPOSED PAD
NOTE 1
NOTE 1
1 2 2 1
D2
TOP VIEW BOTTOM VIEW
A3 A1 NOTE 2
8QLWV 0,//,0(7(56
'LPHQVLRQ/LPLWV 0,1 120 0$;
1XPEHURI3LQV 1
3LWFK H %6&
2YHUDOO+HLJKW $
6WDQGRII $
&RQWDFW7KLFNQHVV $ 5()
2YHUDOO/HQJWK ' %6&
2YHUDOO:LGWK ( %6&
([SRVHG3DG/HQJWK ' ±
([SRVHG3DG:LGWK ( ±
&RQWDFW:LGWK E
&RQWDFW/HQJWK /
&RQWDFWWR([SRVHG3DG . ± ±
1RWHV
3LQYLVXDOLQGH[IHDWXUHPD\YDU\EXWPXVWEHORFDWHGZLWKLQWKHKDWFKHGDUHD
3DFNDJHPD\KDYHRQHRUPRUHH[SRVHGWLHEDUVDWHQGV
3DFNDJHLVVDZVLQJXODWHG
'LPHQVLRQLQJDQGWROHUDQFLQJSHU$60(<0
%6& %DVLF'LPHQVLRQ7KHRUHWLFDOO\H[DFWYDOXHVKRZQZLWKRXWWROHUDQFHV
5() 5HIHUHQFH'LPHQVLRQXVXDOO\ZLWKRXWWROHUDQFHIRULQIRUPDWLRQSXUSRVHVRQO\
0LFURFKLS 7HFKQRORJ\ 'UDZLQJ &%
/HDG3ODVWLF6PDOO2XWOLQH 61 ±1DUURZPP%RG\>62,&@
1RWH )RUWKHPRVWFXUUHQWSDFNDJHGUDZLQJVSOHDVHVHHWKH0LFURFKLS3DFNDJLQJ6SHFLILFDWLRQORFDWHGDW
KWWSZZZPLFURFKLSFRPSDFNDJLQJ
e
N
E1
NOTE 1
1 2 3
h α
b
h
c
A A2 φ
A1 L
L1 β
8QLWV 0,//,0(7(56
'LPHQVLRQ/LPLWV 0,1 120 0$;
1XPEHURI3LQV 1
3LWFK H %6&
2YHUDOO+HLJKW $ ± ±
0ROGHG3DFNDJH7KLFNQHVV $ ± ±
6WDQGRII $ ±
2YHUDOO:LGWK ( %6&
0ROGHG3DFNDJH:LGWK ( %6&
2YHUDOO/HQJWK ' %6&
&KDPIHU RSWLRQDO K ±
)RRW/HQJWK / ±
)RRWSULQW / 5()
)RRW$QJOH ±
/HDG7KLFNQHVV F ±
/HDG:LGWK E ±
0ROG'UDIW$QJOH7RS ±
0ROG'UDIW$QJOH%RWWRP ±
1RWHV
3LQYLVXDOLQGH[IHDWXUHPD\YDU\EXWPXVWEHORFDWHGZLWKLQWKHKDWFKHGDUHD
6LJQLILFDQW&KDUDFWHULVWLF
'LPHQVLRQV'DQG(GRQRWLQFOXGHPROGIODVKRUSURWUXVLRQV0ROGIODVKRUSURWUXVLRQVVKDOOQRWH[FHHGPPSHUVLGH
'LPHQVLRQLQJDQGWROHUDQFLQJSHU$60(<0
%6& %DVLF'LPHQVLRQ7KHRUHWLFDOO\H[DFWYDOXHVKRZQZLWKRXWWROHUDQFHV
5() 5HIHUHQFH'LPHQVLRQXVXDOO\ZLWKRXWWROHUDQFHIRULQIRUPDWLRQSXUSRVHVRQO\
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
10/05/07