Scribd Logo
Upload

Welcome to Scribd!

  • Teller 3

    Uploaded by

    senne310
    4 views1 page
    This document contains a schematic diagram of a circuit board layout that includes a clock generator, binary counters, and 7-segment displays to display different frequencies. The circuit uses an input clock to generate output signals for 1Hz, 10Hz, 100Hz, and 1000Hz frequencies. It also includes buttons, gates, and 7-segment displays to display the counted values in hexadecimal form.

    Original Description:

    Original Title

    teller3

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document contains a schematic diagram of a circuit board layout that includes a clock generator, binary counters, and 7-segment displays to display different frequencies. The circuit uses an input clock to generate output signals for 1Hz, 10Hz, 100Hz, and 1000Hz frequencies. It also includes buttons, gates, and 7-segment displays to display the counted values in hexadecimal form.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    4 views1 page

    Teller 3

    Uploaded by

    senne310
    This document contains a schematic diagram of a circuit board layout that includes a clock generator, binary counters, and 7-segment displays to display different frequencies. The circuit uses an input clock to generate output signals for 1Hz, 10Hz, 100Hz, and 1000Hz frequencies. It also includes buttons, gates, and 7-segment displays to display the counted values in hexadecimal form.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    1 2 3 4 5 6 7 8

    Klok10
    LOC=B8
    XLXN_CLK1 InClk Out1Hz VCC VCC

    A A
    Out10Hz

    Out100Hz
    LOC=F12

    LOC=M13
    LOC=K14
    Out1000Hz XLXN_AN0

    LOC=J12
    XLXN_AN1
    INV

    XLXN_AN3

    XLXN_AN2
    M2_1
    Count10 D0
    O
    clk Q3 D1

    Q2 S0
    Hex7seg
    LOC=L14
    hex3 a XLXN_A
    Q1
    M2_1 LOC=H12
    B LOC=C11 D0 b XLXN_B B
    XLXN_BTN1 Q0
    O
    AND2B1 hex2 LOC=N14
    reset max D1 c XLXN_C
    LOC=N11
    S0 d XLXN_D
    hex1
    LOC=P12
    M2_1 e XLXN_E
    D0 LOC=L13
    O hex0
    f XLXN_F
    NAND3
    D1 LOC=M12
    g XLXN_G
    S0 LOC=N13

    VCC
    Count10 inDP dp XLXN_DP

    clk Q3
    M2_1
    D0
    O
    Q2
    D1
    Q1
    S0
    Q0
    C C

    reset max

    D D

    1 2 3 4 5 6 7 8

    You might also like