Professional Documents
Culture Documents
* Required
1. Email address *
2. Name *
3. Email *
https://docs.google.com/forms/d/14k2d53wak1LeWqJxz4C-0ijqs_zISP3_pL7tTnsVsFs/edit 1/5
1/18/2021 ECE 211_Digital Electronics_2019_CSE & EEE
SEC-A
Answer all the questions. Each question carries one mark.
6. In 2’s complement representation the number 11100111 represents the decimal number …………… 1 point
+103
-103
+25
-25
7. For the gate, in the given figure the output X will be ……….. 1 point
Vcc
TTL
CMOS
ECL
RTL
https://docs.google.com/forms/d/14k2d53wak1LeWqJxz4C-0ijqs_zISP3_pL7tTnsVsFs/edit 2/5
1/18/2021 ECE 211_Digital Electronics_2019_CSE & EEE
MOD6
MOD5
MOD8
MOD3
10. Calculate the modulus of the counter which counts the prime numbers less than 30. 1 point
MOD-29
MOD-10
MOD-9
MOD-30
11. 16 GB storage is present in your smartphone with Exynos 9820 which is a 64-bit octa-core ARM 1 point
processor. Find out the number of address lines.
31
21
16
64
12. A ring counter with 7 flip flops will have ………. states. 1 point
128
https://docs.google.com/forms/d/14k2d53wak1LeWqJxz4C-0ijqs_zISP3_pL7tTnsVsFs/edit 3/5
1/18/2021 ECE 211_Digital Electronics_2019_CSE & EEE
13. The output frequency of a MOD-5 & MOD-8 counter connected in cascade is 2.5kHz, the clock 1 point
frequency is
1kHz
10kHz
100kHz
1MHz
14. A symmetrical square wave of time period 400 μs can be obtained from a square wave of time period 1 point
40 μs by using
divide by 5 circuit
divide by 2 circuit
BCD counter
15. The logic family which has the highest noise margin & Fan-out 1 point
CMOS
TTL
ECL
MOS
SEC-B
Answer all the questions.
16. Q1. Design a circuit to store 16 data 8bit each using 2:4 Decoder only. Or Design a circuit to add three 1- 5 points
17. Q2. Implement the following Boolean expression with the help of Programmable Logic Array (PLA): X = 5 points
AB + A'C. Or Design the following circuit using a ROM. The circuit accepts a three-bit number and
outputs a binary number equal to the square of the input number.
18. Q6. Suppose 3 bulbs are selected at random from a lot. Each bulb is tested and classified as defective 5 points
(D) or non-defective (N). Design a circuit to get at least two bulbs that are non-defective. Or Design a
4:2 priority encoder such that the order of the decimal inputs is given as D2<D0<D3<D1 where all Di’s
are the inputs to the priority encoder.
https://docs.google.com/forms/d/14k2d53wak1LeWqJxz4C-0ijqs_zISP3_pL7tTnsVsFs/edit 4/5
1/18/2021 ECE 211_Digital Electronics_2019_CSE & EEE
19. Q4. (a)Write the differences between PROM, PAL, and PLA. (b) Confirm the logical expression for G, G1 5 points
& G2 in the following figures. Or A sequential circuit has two T Flip-Flop A and B. The Flip-Flop input
functions are:TA= Bx; TB= x; y= AB. (a) Draw the logic diagram of the circuit, (b) Tabulate the state table,
(c) Draw the state diagram
SEC-C
Answer all the questions.
20. Q5. Construct BCD adder circuit. Or Write the Difference between Latch & Flipflop. Design a MOD-6 10 points
Up counter. Find out the output frequency of the counter if the input clock frequency of the counter is
12 MHz. [3+5+2]
21. Q2. Design a circuit to generate Fibonacci numbers less than 50. Or a) When a Decoder can be used 10 points
as a Demultiplexer? b) Implement Y = A+ BC using CMOS logic. c) Realize Y = A⊕B⊕C using a
multiplexer. d) Calculate the noise margin from the following data figure. e) Identify the latch in the
following figure.
Files submitted:
Forms
https://docs.google.com/forms/d/14k2d53wak1LeWqJxz4C-0ijqs_zISP3_pL7tTnsVsFs/edit 5/5