You are on page 1of 59

www.inter-m.

com
MADE IN KOREA
2003.1 9017100200
SERVICE
MANUAL

2 4 / 9 6 M U L T I M O D E

EQUALIZER
MEQ-2000
CONTENTS
Electrical Adjustment Procedure 1
Micom Data 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12,
13, 14
Specifications 15, 16, 17, 18
Electrical Parts List 19, 20, 21
Top and Bottom View of P.C. Board 22, 23, 24, 25, 26
Wiring Diagram 27
Block Diagram 28
Schematic Diagram 29, 30, 31, 32, 33, 34, 35, 36, 37,
38, 39, 40, 41, 42, 43, 44, 45, 46,
47, 48, 49, 50, 51, 52, 53, 54
Exploded View of Cabinet & Chassis / Mechanical Parts List 55, 56
Ass’y Drawing 57, 58
ELECTRICAL ADJUSTMENT PROCEDURE

1. ANALOG INPUT GAIN ADJUSTING


1) First, Connect Analog XLR input and Digital XLR output to test equipment (Inter-M use Audio Precision
System II Cascade , It support the AES3 in/out)
2) Put the Analog Input Potentiometer (Left below in Front Panel) to Max.
3) Analog input Level of the each channel is -20dBu,
And Adjust the P3 and P4 to Digital Output Level of the each channel is -20.5dBFS.
When you adjust this potentiometer, Tolerance is +/- 0.1 dBFS.

2. ANALOG OUTPUT GAIN ADJUSTING


1) First, Connect Analog XLR Output and Digital XLR input to test equipment.(Inter-M use Audio Precision
System II Cascade, It support the AES3 in/out)
2) Digital input Level of the each channel is -3dBFS,
And Adjust the P1 and P2 to Analog Output Level of the each channel is 21dBu.

3. ANALOG OUTPUT CMRR ADJUSTING


1) First, Connect the special cable for CMRR adjusting to Analog XLR Output.
The special CMRR adjusting cable is made with 300 ohm resistor that of tolerance is 0.01%.(+/- 0.03ohm)
2) Digital input Level of each channel is -3dBFS,
And, Adjust the P5 and P6 to Analog Output Level is below -35dBu.

1
MICOM DATA

ADSP-21065L DSP MICROCOMPUTER

SUMMARY

– High Performance Signal Computer for Communications, Audio, Automotive, Instrumentation and
Industrial Applications
– Super Harvard Architecture Computer (SHARC®)
Four Independent Buses for Dual Data, Instruction, and I/O Fetch on a Single Cycle
– 32-Bit Fixed-Point Arithmetic; 32-Bit and 40-Bit Floating-Point Arithmetic
– 544 Kbits On-Chip SRAM Memory and Integrated I/O Peripheral
– I2S Support, for Eight Simultaneous Receive and Transmit Channels

KEY FEATURES

– 66 MIPS, 198 MFLOPS Peak, 132 MFLOPS Sustained Performance


– User-Configurable 544 Kbits On-Chip SRAM Memory
– Two External Port, DMA Channels and Eight Serial Port, DMA Channels
– SDRAM Controller for Glueless Interface to Low Cost External Memory (@66 MHz)
– 64M Words External Address Range
– 12 Programmable I/O Pins and Two Timers with Event Capture Options
– Code-Compatible with ADSP-2106x Family
– 208-Lead MQFP or 196-Ball Mini-BGA Package
– 3.3 Volt Operation

Flexible Data Formats and 40-Bit Extended Precision


– 32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats
– 32-Bit Fixed-Point Data Format, Integer and Fractional, with Dual 80-Bit Accumulators

Parallel Computations
– Single-Cycle Multiply and ALU Operations in Parallel with Dual Memory Read/Writes and Instruction
Fetch
– Multiply with Add and Subtract for Accelerated FFT Butterfly Computation
– 1024-Point Complex FFT Benchmark: 0.274 ms (18,221 Cycles)

544 Kbits Configurable On-Chip SRAM


– Dual-Ported for Independent Access by Core Processor and DMA
– Configurable in Combinations of 16-, 32-, 48-Bit Data and Program Words in Block 0 and Block 1

DMA Controller
– Ten DMA Channels–Two Dedicated to the External Port and Eight Dedicated to the Serial Ports
– Background DMA Transfers at up to 66 MHz, in Parallel with Full Speed Processor Execution
– Performs Transfers Between:
Internal RAM and Host
Internal RAM and Serial Ports
Internal RAM and Master or Slave SHARC
Internal RAM and External Memory or I/O Devices
External Memory and External Devices

Host Processor Interface


– Efficient Interface to 8-, 16-, and 32-Bit Microprocessors
– Host Can Directly Read/Write ADSP-21065L IOP Registers

2
Multiprocessing
– Distributed On-Chip Bus Arbitration for Glueless, Parallel Bus Connect Between Two ADSP-21065Ls
Plus Host
– 132 Mbytes/s Transfer Rate Over Parallel Bus

Serial Ports
– Independent Transmit and Receive Functions
– Programmable 3-Bit to 32-Bit Serial Word Width
– I2S Support Allowing Eight Transmit and Eight Receive Channels
– Glueless Interface to Industry Standard Codecs
– TDM Multichannel Mode with µ-Law/A-Law Hardware Companding
– Multichannel Signaling Protocol

BLOCK DIAGRAM

CORE PROCESSOR DUAL-PORTED SRAM


JTAG 7

BLOCK 0
INSTRUCTION TWO INDEPENDENT
CACHE TEST &

BLOCK 1
DUAL-PORTED BLOCKS EMULATION
32 48 BIT
PROCESSOR PORT I/O PORT
ADDR DATA DATA ADDR
DAG1 DAG2
ADDR DATA ADDR DATA EXTERNAL
8 4 32 8 4 24 PROGRAM
SEQUENCER PORT
SDRAM
IOA IOD INTERFACE
24 PM ADDRESS BUS 17 48
24
ADDR BUS
32 DM ADDRESS BUS MUX

MULTIPROCESSOR
INTERFACE
48 PM DATA BUS
BUS 32
CONNECT DATA BUS
(PX) 40 DM DATA BUS MUX

HOST PORT

DATA DMA 4
REGISTER IOP CONTROLLER
FILE REGISTERS
(MEMORY MAPPED) (2 Rx, 2Tx)
16 40 BIT BARREL SPORT 0
MULTIPLIER SHIFTER ALU CONTROL, (I2S)
STATUS, TIMER
& (2 Rx, 2Tx)
DATA BUFFERS SPORT 1
(I2S)
I/O PROCESSOR

3
PIN DESCRIPTIONS
ADSP-21065L pin definitions are listed below. Inputs identified as synchronous (S) must meet timing
requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as
asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).
Unused inputs should be tied or pulled to VDD or GND, except for ADDR23-0, DATA31-0, FLAG11-0, SW, and
inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTxX, DRxX, TCLKx, RCLKx, TMS, and
TDI)–these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from
floating internally.
I=Input S=Synchronous P=Power Supply (O/D)=Open Drain
O=Output A=Asynchronous G=Ground (A/D)=Active Drive
T=Three-state (when SBTS is asserted, or when the ADSP-2106x is a bus slave)
Pin Type Function
ADDR23-0 I/O/T External Bus Address. The ADSP-21065L outputs addresses for external
memory and peripherals on these pins. In a multiprocessor system the bus
master outputs addresses for read/writes of the IOP registers of the other
ADSP-21065L. The ADSP-21065L inputs addresses when a host processor
or multiprocessing bus master is reading or writing its IOP registers.
DATA31-0 I/O/T External Bus Data. The ADSP-21065L inputs and outputs data and
instructions on these pins. The external data bus transfers 32-bit single-
precision floating-point data and 32-bit fixed-point data over bits 31-0. 16-bit
short word data is transferred over bits 15-0 of the bus. Pull-up resistors on
unused DATA pins are not necessary.
MS3-0 I/O/T Memory Select Lines. These lines are asserted as chip selects for the
corresponding banks of external memory. Internal ADDR25-24 are decoded
into MS3-0. The MS3-0 lines are decoded memory address lines that change
at the same time as the other address lines. When no external memory
access is occurring the MS3-0 lines are inactive; they are active, however,
when a conditional memory access instruction is executed, whether or not
the condition is true. Additionally, an MS3-0 line which is mapped to SDRAM
may be asserted even when no SDRAM access is active. In a
multiprocessor system, the MS3-0 lines are output by the bus master.
RD I/O/T Memory Read Strobe. This pin is asserted when the ADSP-21065L reads
from external memory devices or from the IOP register of another ADSP-
21065L. External devices (including another ADSP-21065L) must assert RD
to read from the ADSP-21065L’s IOP registers. In a multiprocessor system,
RD is output by the bus master and is input by another ADSP-21065L.
WR I/O/T Memory Write Strobe. This pin is asserted when the ADSP-21065L writes
to external memory devices or to the IOP register of another ADSP-21065L.
External devices must assert WR to write to the ADSP-21065L’s IOP
registers. In a multiprocessor system, WR is output by the bus master and is
input by the other ADSP-21065L.
SW I/O/T Synchronous Write Select. This signal interfaces the ADSP-21065L to
synchronous memory devices (including another ADSP-21065L). The
ADSP-21065L asserts SW to provide an early indication of an impending
write cycle, which can be aborted if WR is not later asserted (e.g., in a
conditional write instruction). In a multiprocessor system, SW is output by the
bus master and is input by the other ADSP-21065L to determine if the
multiprocessor access is a read or write. SW is asserted at the same time as
the address output.
ACK I/O/S Memory Acknowledge. External devices can deassert ACK to add wait
states to an external memory access. ACK is used by I/O devices, memory
controllers, or other peripherals to hold off completion of an external memory

4
Pin Type Function
access. The ADSP-21065L deasserts ACK as an output to add wait states to
a synchronous access of its IOP registers. In a multiprocessor system, a
slave ADSP-21065L deasserts the bus master’s ACK input to add wait
state(s) to an access of its IOP registers. The bus master has a keeper latch
on its ACK pin that maintains the input at the level to which it was last driven.
SBTS I/S Suspend Bus Three-State. External devices can assert SBTS to place the
external bus address, data, selects, and strobes–but not SDRAM control
pins–in a high impedance state for the following cycle. If the ADSP-21065L
attempts to access external memory while SBTS is asserted, the processor
will halt and the memory access will not finish until SBTS is deasserted.
SBTS should only be used to recover from host processor/ADSP-21065L
deadlock.
IRQ2-0 I/A Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG11-0 I/O/A Flag Pins. Each is configured via control bits as either an input or an output.
As an input, it can be tested as a condition. As an output, it can be used to
signal external peripherals.
HBR I/A Host Bus Request. Must be asserted by a host processor to request control
of the ADSP-21065L’s external bus. When HBR is asserted in a
multiprocessing system, the ADSP-21065L that is bus master will relinquish
the bus and assert HBG. To relinquish the bus, the ADSP-21065L places the
address, data, select, and strobe lines in a high impedance state. It does,
however, continue to drive the SDRAM control pins. HBR has priority over all
ADSP-21065L bus requests (BR2-1) in a multiprocessor system.
HBG I/O Host Bus Grant. Acknowledges an HBR bus request, indicating that the
host processor may take control of the external bus. HBG is asserted by the
ADSP-21065L until HBR is released. In a multiprocessor system, HBG is
output by the ADSP-21065L bus master.
CS I/A Chip Select. Asserted by host processor to select the ADSP-21065L.
REDY(O/D) O Host Bus Acknowledge. The ADSP-21065L deasserts REDY to add wait
states to an asynchronous access of its internal memory or IOP registers by
a host. Open drain output (O/D) by default; can be programmed in ADREDY
bit of SYSCON register to be active drive (A/D). REDY will only be output if
the CS and HBR inputs are asserted.
DMAR1 I/A DMA Request 1 (DMA Channel 9).
DMAR2 I/A DMA Request 2 (DMA Channel 8).
DMAG1 O/T DMA Grant 1 (DMA Channel 9).
DMAG2 O/T DMA Grant 2 (DMA Channel 8).
BR2-1 I/O/S Multiprocessing Bus Requests. Used by multiprocessing ADSP-21065L’s
to arbitrate for bus mastership. An ADSP-21065L drives its own BRx line
(corresponding to the value of its ID2-0 inputs) only and monitors all others. In
a uniprocessor system, tie both BRx pins to VDD.
ID1-0 I Multiprocessing ID. Determines which multiprocessor bus request
(BR1–BR2) is used by ADSP-21065L. ID=01 corresponds to BR1, ID=10
corresponds to BR2. ID=00 in single-processor systems. These lines are a
system configuration selection which should be hard-wired or changed only
at reset.
CPA (O/D) I/O Core Priority Access. Asserting its CPA pin allows the core processor of an
ADSP-21065L bus slave to interrupt background DMA transfers and gain

5
Pin Type Function
access to the external bus. CPA is an open drain output that is connected to
both ADSP-21065Ls in the system. The CPA pin has an internal 5kΩ pull-up
resistor. If core access priority is not required in a system, leave the CPA pin
unconnected.
DTxX O Data Transmit (Serial Ports 0, 1; Channels A, B). Each DTxX pin has a
50kΩ internal pull-up resistor.
DRxX I Data Receive (Serial Ports 0, 1; Channels A, B). Each DRxX pin has a 50kΩ
internal pull-up resistor.
TCLKx I/O Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50kΩ internal pull-
up resistor.
RCLKx I/O Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50kΩ internal pull-
up resistor.
TFSx I/O Transmit Frame Sync (Serial Ports 0, 1).
RFSx I/O Receive Frame Sync (Serial Ports 0, 1).
BSEL I EPROM Boot Select. When BSEL is high, the ADSP-21065L is configured
for booting from an 8-bit EPROM. When BSEL is low, the BSEL and BMS
inputs determine booting mode. See BMS for details. This signal is a system
configuration selection which should be hard-wired.
BMS I/O/T* Boot Memory Select. Output: used as chip select for boot EPROM devices
(when BSEL=1). In a multiprocessor system, BMS is output by the bus
master. Input: When low, indicates that no booting will occur and that the
ADSP-21065L will begin executing instructions from external memory. See
following table. This input is a system configuration selection which should
be hard-wired.
*Three-statable only in EPROM boot mode (when BMS is an output).
BSEL BMS Booting Mode
1 Output EPROM (connect BMS to EPROM chip select).
0 1 (Input) Host processor (HBW (SYSCON) bit selects host bus width).
0 0 (Input) No booting. Processor executes from external memory.
CLKIN I Clock In. Used in conjunction with XTAL, configures the ADSP-21065L to
use either its internal clock generator or an external clock source. The
external crystal should be rated at 1x frequency.

Connecting the necessary components to CLKIN and XTAL enables the


internal clock generator. The ADSP-21065L’s internal clock generator
multiplies the 1x clock to generate 2x clock for its core and SDRAM. It drives
2x clock out on the SDCLKx pins for the SDRAM interface to use. See also
SDCLKx.
Connecting the 1x external clock to CLKIN while leaving XTAL unconnected
configures the ADSP-21065L to use the external clock source. The
instruction cycle rate is equal to 2x CLKIN. CLKIN may not be halted,
changed, or operated below the specified frequency.
RESET I/A Processor Reset. Resets the ADSP-21065L to a known state and begins
execution at the program memory location specified by the hardware reset
vector address. This input must be asserted at power-up.
TCK I Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary
scan.

6
Pin Type Function
TMS I/S Test Mode Select (JTAG). Used to control the test state machine. TMS has
a 20kΩ internal pull-up resistor.
TDI I/S Test Data Input (JTAG). Provides serial data for the boundary scan logic.
TDI has a 20kΩ internal pull-up resistor.
TDO O Test Data Output (JTAG). Serial scan output of the boundary scan path.
TRST I/A Test Reset (JTAG). Resets the test state machine. TRST must be asserted
(pulsed low) after power-up or held low for proper operation of the ADSP-
21065L. TRST has a 20kΩ internal pull-up resistor.
EMU (O/D) O Emulation Status. Must be connected to the ADSP-21065L EZ-ICE target
board connector only.
BMSTR O Bus Master Output. In a multiprocessor system, indicates whether the
ADSP-21065L is current bus master of the shared external bus. The ADSP-
21065L drives BMSTR high only while it is the bus master. In a single-
processor system (ID=00), the processor drives this pin high.
CAS I/O/T SDRAM Column Access Strobe. Provides the column address. In
conjunction with RAS, MSx, SDWE, SDCLKx, and sometimes SDA10,
defines the operation for the SDRAM to perform.
RAS I/O/T SDRAM Row Access Strobe. Provides the row address. In conjunction with
CAS, MSx, SDWE, SDCLKx, and sometimes SDA10, defines the operation
for the SDRAM to perform.
SDWE I/O/T SDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCLKx and
sometimes SDA10, defines the operation for the SDRAM to perform.
DQM O/T SDRAM Data Mask. In write mode, DQM has a latency of zero and is used
to block write operations.
SDCLK1-0 I/O/S/T SDRAM 2x Clock Output. In systems with multiple SDRAM devices
connected in parallel, supports the corresponding increased clock load
requirements, eliminating need of off-chip clock buffers. Either SDCLK1 or
both SDCLKx pins can be three-stated.
SDCKE I/O/T SDRAM Clock Enable. Enables and disables the CLK signal. For details,
see the data sheet supplied with your SDRAM device.
SDA10 O/T SDRAM A10 Pin. Enables applications to refresh an SDRAM in parallel with
a host access.
XTAL O Crystal Oscillator Terminal. Used in conjunction with CLKIN to enable the
ADSP-21065L’s internal clock generator or to disable it to use an external
clock source. See CLKIN.
PWM_EVENT1-0 I/O/A PWM Output/Event Capture. In PWMOUT mode, is an output pin and
functions as a timer counter. In WIDTH_CNT mode, is an input pin and
functions as a pulse counter/event capture.
VDD P Power Supply; nominally +3.3V dc. (33 pins)
GND G Power Supply Return. (37 pins)
NC Do Not Connect. Reserved pins that must be left open and unconnected. (7)

7
CLOCK SIGNALS

The ADSP-21065L can use an external clock or a crystal. See CLKIN pin description. You can configure the
ADSP-21065L to use its internal clock generator by connecting the necessary components to CLKIN and
XTAL. You can use either a crystal operating in the fundamental mode or a crystal operating at an overtone.
Figure shows the component connections used for a crystal operating in fundamental mode, and Figure 2
shows the component connections used for a crystal operating at an overtone.

CLKIN XTAL CLKIN XTAL

RS

X1 X1
C3

C1 C2 C1 C2
L1

SUGGESTED COMPONENTS FOR 30 MHz OPERATION:


SUGGESTED COMPONENTS FOR 30 MHz OPERATION: ECLIPTEK EC2SM-T-30.000M (SURFACE MOUNT PACKAGE)
ECLIPTEK EC2SM-33-30.000M (SURFACE MOUNT PACKAGE) ECLIPTEK ECT-30.000M (THRU-HOLE PACKAGE)
ECLIPTEK EC-33-30.000M (THRU-HOLE PACKAGE) C1=18pF
C1=33pF C2=27pF
C2=27pF C3=75pF
NOTE: C1 AND C2 ARE SPECIFIC TO CRYSTAL SPECIFIED FOR L1=3300nH
X1. Rs=SEE NOTE.
CONTACT CRYSTAL MANUFACTURER FOR DETAILS. NOTE: C1, C2, C3, Rs AND L1 ARE SPECIFIC TO CRYSTAL SPECIFIED
FOR X1.
CONTACT MANUFACTURER FOR DETAILS.
Figure 1. 30 MHz Operation (Fundamental Mode Crystal) Figure 2. 30 MHz Operation (3rd Overtone Crystal)

TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to
monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-
2106x’s CLKIN, TMS, TCK, TRST, TDI, TDO, EMU and GND signals be made accessible on the target
system via a 14-pin connector (a 2 row x 7 pin strip header) such as that shown in Figure 3. The EZ-ICE
probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your
target board design if you, intend to use the ADSP-2106x EZ-ICE.
The total trace length between the EZ-ICE
connector and the furthest device sharing the EZ-
ICE JTAG pins should be limited to 15 inches GND
1 2

EMU

maximum for guaranteed operation. This restriction


3 4
on length must include EZ-ICE JTAG signals, which KEY (NO PIN) CLKIN (OPTIONAL)

are routed to one or more 2106x devices or to a 5 6

combination of 2106xs and other JTAG devices on BTMS TMS

the chain. 7 8

BTCK TCK

The 14-pin, 2-row pin strip header is keyed at the 9 10

Pin 3 location–you must remove Pin 3 from the BTRST 9 TRST

header. The pins must be 0.025 inch square and at 11 12

least 0.20 inch in length. Pin spacing should be BTDI TDI

0.1x0.1 inches. Pin strip headers are available from 13 14


GND TDO
vendors such as 3M, McKenzie and Samtec.
TOP VIEW

Figure 3. Target Board Connector for ADSP-2106x


EZ-ICE (JTAG Header)

8
208-LEAD MQFP PIN CONFIGURATION

Pin Pin Pin Pin Pin Pin Pin Pin Pin Pin
No. Name No. Name No. Name No. Name No. Name
1 VDD 43 CAS 85 VDD 127 DATA28 169 ADDR17
2 RFS0 44 SDWE 86 DATA3 128 DATA29 170 ADDR16
3 GND 45 VDD 87 DATA4 129 GND 171 ADDR15
4 RCLK0 46 DQM 88 DATA5 130 VDD 172 VDD
5 DR0A 47 SDCKE 89 GND 131 VDD 173 ADDR14
6 DR0B 48 SDA10 90 DATA6 132 DATA30 174 ADDR13
7 TFS0 49 GND 91 DATA7 133 DATA31 175 ADDR12
8 TCLK0 50 DMAG1 92 DATA8 134 FLAG7 176 VDD
9 VDD 51 DMAG2 93 VDD 135 GND 177 GND
10 GND 52 HBG 94 GND 136 FLAG6 178 ADDR11
11 DT0A 53 BMSTR 95 VDD 137 FLAG5 179 ADDR10
12 DT0B 54 VDD 96 DATA9 138 FLAG4 180 ADDR9
13 RFS1 55 CS 97 DATA10 139 GND 181 GND
14 GND 56 SBTS 98 DATA11 140 VDD 182 VDD
15 RCLK1 57 GND 99 GND 141 VDD 183 ADDR8
16 DR1A 58 WR 100 DATA12 142 NC 184 ADDR7
17 DR1B 59 RD 101 DATA13 143 ID1 185 ADDR6
18 TFS1 60 GND 102 NC 144 ID0 186 GND
19 TCLK1 61 VDD 103 NC 145 EMU 187 GND
20 VDD 62 GND 104 DATA14 146 TDO 188 ADDR5
21 VDD 63 REDY 105 VDD 147 TRST 189 ADDR4
22 DT1A 64 SW 106 GND 148 TDI 190 ADDR3
23 DT1B 65 CPA 107 DATA15 149 TMS 191 VDD
24 PWM_EVENT1 66 VDD 108 DATA16 150 GND 192 VDD
25 GND 67 VDD 109 DATA17 151 TCK 193 ADDR2
26 PWM_EVENT0 68 GND 110 VDD 152 BSEL 194 ADDR1
27 BR1 69 ACK 111 DATA18 153 BMS 195 ADDR0
28 BR2 70 MS0 112 DATA19 154 GND 196 GND
29 VDD 71 MS1 113 DATA20 155 GND 197 FLAG0
30 CLKIN 72 GND 114 GND 156 VDD 198 FLAG1
31 XTAL 73 GND 115 NC 157 RESET 199 FLAG2
32 VDD 74 MS2 116 DATA21 158 VDD 200 VDD
33 GND 75 MS3 117 DATA22 159 GND 201 FLAG3
34 SDCLK1 76 FLAG11 118 DATA23 160 ADDR23 202 NC
35 GND 77 VDD 119 GND 161 ADDR22 203 NC
36 VDD 78 FLAG10 120 VDD 162 ADDR21 204 GND
37 SDCLK0 79 FLAG9 121 DATA24 163 VDD 205 IRQ0
38 DMAR1 80 FLAG8 122 DATA25 164 ADDR20 206 IRQ1
39 DMAR2 81 GND 123 DATA26 165 ADDR19 207 IRQ2
40 HBR 82 DATA0 124 VDD 166 ADDR18 208 NC
41 GND 83 DATA1 125 GND 167 GND
42 RAS 84 DATA2 126 DATA27 168 GND

9
208-LEAD MQFP PIN

208-LEAD MQFP PIN

ADDR10
ADDR11

ADDR12
ADDR13
ADDR14

ADDR15
ADDR16
ADDR17

ADDR18
ADDR19
ADDR20

ADDR21
ADDR22
ADDR23
ADDR0
ADDR1
ADDR2

ADDR3
ADDR4
ADDR5

ADDR6
ADDR7
ADDR8

ADDR9
FLAG3

FLAG2
FLAG1
FLAG0
2
1
0

VDD
GND

VDD

GND

VDD
VDD

GND
GND

VDD
GND

GND
VDD

VDD

GND
GND

VDD

GND
NC

NC
NC
208
207
206
205
204
203
202
201
200
199
198
197
196
195
194
193
192
191
190

188
187
186
185
184
183
182
181

178
177
176
175
174
173
172
171
170
189

180
179

169
168
167
166
165
164
163
162
161
160
159
158
157
VDD 1 156 VDD
RSF0 2 PIN 1 155 GND
GND 3 IDENTIFIER 154 GND
RCLK0 4 153
DR0A 5 152 BSEL
DR0B 6 151 TCK
TFS0 7 150 GND
TCLK0 8 149 TMS
VDD 9 148 TDI
GND 10 147
DT0A 11 146 TDO
DT0B 12 145
RFS1 13 144 ID0
GND 14 143 ID1
RCLK1 15 142 NC
DR1A 16 141 VDD
DR1B 17 140 VDD
TFS1 18 139 GND
TCLK1 19 138 FLAG4
VDD 20 137 FLAG5
VDD 21 136 FLAG6
DT1A 22 135 GND
DT1B 23 134 FLAG7
PWM EVENT1 24 133 DATA31
GND 25 132 DATA30
PWM EVENT0 26
OO
ADSP-21065L 131 VDD
27 TOP VIEW 130 VDD
28 (Not to Scale) 129 GND
VDD 29 128 DATA29
CLKIN 30 127 DATA28
XTAL 31 126 DATA27
VDD 32 125 GND
GND 33 124 VDD
SDCLK1 34 123 DATA26
GND 35 122 DATA25
VDD 36 121 DATA24
SDCLK0 37 120 VDD
1 38 119 GND
2 39 118 DATA23
40 117 DATA22
GND 41 116 DATA21
42 115 NC
43 114 GND
44 113 DATA20
VDD 45 112 DATA19
DQM 46 111 DATA18
SDCKE 47 110 VDD
SDA10 48 109 DATA17
GND 49 108 DATA16
1 50 107 DATA15
2 51 106 GND
52 105 VDD
100
101
102
103
104
73
74
75
76
77
78
79
80
81

83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
BMSTR 53
VDD 54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72

82
GND

GND
VDD
GND
REDY

VDD
VDD
GND
ACK
0
1
GND
GND
2
3
FLAG11
VDD
FLAG10
FLAG9
FLAG8
GND
DATA0
DATA1
DATA2
VDD
DATA3
DATA4
DATA5
GND
DATA6
DATA7
DATA8
VDD
GND
VDD
DATA9
DATA10
DATA11
GND
DATA12
DATA13
NC
NC
DATA14

NC = NO CONNECT

10
AT89C2051 8-bit MICROCONTROLLER with 2K Bytes FLASH

FEATURES

– Compatible with MCS-51TM Products


– 2K Bytes of Reprogrammable Flash Memory
Endurance: 1,000 Write/Erase Cycles
– 2.7V to 6V Operating Range
– Fully Static Operation: 0 Hz to 24 MHz
– Two-level Program Memory Lock
– 128 x 8-bit Internal RAM
– 15 Programmable I/O Lines
– Two 16-bit Timer/Counters
– Six Interrupt Sources
– Programmable Serial UART Channel
– Direct LED Drive Outputs
– On-chip Analog Comparator
– Low-power Idle and Power-down Modes

DESCRIPTION

The AT89C2051 is a low-voltage, high-performance CMOS 8-bit microcomputer with 2K bytes of Flash
programmable and erasable read only memory (PEROM). The device is manufactured using Atmel’s high-
density nonvolatile memory technology and is compatible with the industry-standard MCS-51 instruction
set. By combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89C2051 is a
powerful microcomputer which provides a highly-flexible and cost-effective solution to many embedded
control applications.

The AT89C2051 provides the following standard features: 2K bytes of Flash, 128 bytes of RAM, 15 I/O
lines, two 16-bit timer/counters, a five vector two-level interrupt architecture, a full duplex serial port, a
precision analog comparator, on-chip oscillator and clock circuitry. In addition, the AT89C2051 is designed
with static logic for operation down to zero frequency and supports two software selectable power saving
modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port and interrupt
system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator
disabling all other chip functions until the next hardware reset.

PIN CONFIGURATION

PDIP/SOIC

RST/VPP 1 20 VCC
(RXD) P3.0 2 19 P1.7
(TXD) P3.1 3 18 P1.6
XTAL2 4 17 P1.5
XTAL1 5 16 P1.4
(INT0) P3.2 6 15 P1.3
(INT1) P3.3 7 14 P1.2
(TO) P3.4 8 13 P1.1 (AIN1)
(T1) P3.5 9 12 P1.0 (AIN0)
GND 10 11 P3.7

11
BLOCK DIAGRAM

12
PIN DESCRIPTION

VCC
Supply voltage.

GND
Ground.

Port 1
Port 1 is an 8-bit bi-irectional I/O port. Port pins P1.2 to P1.7 provide internal pullups. P1.0 and P1.1 require
external pullups. P1.0 and P1.1 also serve as the positive input (AIN0) and the negative input (AIN1),
respectively, of the on-chip precision analog comparator. The Port 1 output buffers can sink 20 mA and can
drive LED displays directly. When 1s are written to Port 1 pins, they can be used as inputs. When pins P1.2
to P1.7 are used as inputs and are externally pulled low, they will source current (IIL) because of the internal
pullups.
Port 1 also receives code data during Flash programming and verification.

Port 3
Port 3 pins P3.0 to P3.5, P3.7 are seven bi-irectional I/O pins with internal pullups. P3.6 is hard-wired as an
input to the output of the on-chip comparator and is not accessible as a general purpose I/O pin. The Port 3
output buffers can sink 20 mA. When 1s are written to Port 3 pins they are pulled high by the internal pullups
and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL)
because of the pullups.
Port 3 also serves the functions of various special features of the AT89C2051 as listed below:
Port Pin Alternate Functions
P3.0 RXD (serial input port)
P3.1 TXD (serial output port)
P3.2 INT0 (external interrupt 0)
P3.3 INT1 (external interrupt 1)
P3.4 T0 (timer 0 external input)
P3.5 T1 (timer 1 external input)

Port 3 also receives some control signals for Flash programming and verification.

RST
Reset input. All I/O pins are reset to 1s as soon as RST goes high. Holding the RST pin high for two
machine cycles while the oscillator is running resets the device.
Each machine cycle takes 12 oscillator or clock cycles.

XTAL1
Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2
Output from the inverting oscillator amplifier.

13
OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured
for use as an on-chip oscillator, as shown in Figure 1. Either a quartz crystal or ceramic resonator may be
used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is
driven as shown in Figure 2. There are no requirements on the duty cycle of the external clock signal, since
the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum
voltage high and low time specifications must be observed.

Note: C1, C2=30pF±10pF for Crystals


=40pF±10pF for Ceramic Resonators

Figure 1. Oscillator Connections Figure 2. External Clock Drive Configuration

14
SPECIFICATIONS

SIGNAL PROCESSING FUNCTIONS (per channel)

• Full Parametric Equalizer

- Eight High-Precision Digital Filters: Low Shelving, 6 x Constant-Q Bell, High Shelving
- Shelving Slope: 3, 6 or 9 dB/octave
- Extended Frequency Range: 20 Hz to 40 kHz
- Bandwidth: 1/12 to 2 Octaves
- Boost/Cut Range: ± 16 dB or ± 8 dB

• Graphic Equalizer

- 31 Constant-Q Filters on 1/3-Octave musically divided center frequencies


- Bandwidth: 1/3, 2/3, or 1/6 octave
- Boost/Cut Range: ± 16 dB or ± 8 dB
- Filter Bank Type: Parallel, Interpolating

• Cut Filter Block

Low-Cut and High-Cut Filters

- Low-Cut Frequency Range: 2 Hz to 2 kHz


- suitable for DC-Removal and De-Rumble
- High-Cut Frequency Range: 200 Hz to 25 kHz
- Slope: 6, 12, 18 dB/octave
- Characteristics: Bessel, Butterworth

Notch Filters

- Six High-Precision Digital Filters


- Frequency Range: 20 Hz to 20 kHz
- Frequency Resolution: 1 Hz
- Q: 15, 30, 45, 60
- Range: +8 to -24dB

• Limiter/Compressor (in mastering mode)

- Unique Combination of a Limiter and Compressor


smoothly adjustable between limiting and compressing function
- Adaptive Knee
- Threshold: 0 to - 60 dBFs
- Ratio: 1:1 to inf:1
- Attack Time: 0.1 to 200 ms
- Hold Hysteresis: 0 to 3 dB
- Release Time: 20 to 5000 ms
- Look-Ahead Delay: 0.2, 0.5, 1, 2, 5, 10, 25 ms
- Program-Dependent Auto-Release Function
- Make-Up Gain
- True Stereo Coupling
- Sophisticated Metering: Input, Output, Gain Reduction

15
• Peak Limiter (in reinforcement mode)

- Brick-Wall Function
- Threshold: 0 to -48 dBFs
- Auto-Attack for Reliable Peak-Stop Function
- Hold Time: 0 to 200 ms
- Release Time: 20 to 2000 ms
- Make-Up Gain
- True Stereo Coupling
- Sophisticated Metering: Input, Output, Gain Reduction

• Master Delay

- Length: 2 x 1240 ms
- Resolution: 0.01 millisecond
- Programmable in milliseconds, meters or feet
(the actual environment temperature can be considered)

• Digital Output Level Attenuation and Requantization with Dither

- Attenuation: 0 to -24 dBFs


- Phase Invert & Channel Sweep
- Dithering Levels: 16, 20, 24 bits

• 1/3 Octave Real-Time Spectrum Analyzer

- 31-Band conform to GEQ


- Peak-Hold Function with Reset
- Adjustable Averaging and Decay Time
- Adjustable Display Range: Maximal Level and Zoom
- Inverse Spectral Function as a reference for GEQ

• Reference Signal Generator

- Waveforms: Sine, Sine Sweep


- Noise: White, Pink

• Manual Feedback Detection and Suppression

• Room Measurement and Correction

• Comprehensive Sample Rate Conversion:

- Input Sample Rates: 20 – 100 kHz


- Output Sample Rates: 32, 44.1, 48, 64, 88.2, 96 kHz,
or equal to the Input Sample Rate

• Detailed Digital I/O Status Monitoring

- AES-3 (AES/EBU) conform


- IEC958 (S/PDIF) conform

16
• Configuration Modes

- Mastering / Reinforcement
- Acoustic Measurements

• Hard Bypass (switchable to Hard Mute with jumpers)

AUDIO INPUTS AND OUTPUTS

Analog Inputs:

• XLR (pin 2 hot) electronic balanced, RF suppressed


• Impedance: > 10 kOhms (balanced)
• Maximal Signal Level: +24 dBu (Input Gain @ +12 dB)
• Input Gain Range (potentiometer adjusted): -12 dB to +12 dB

Digital Inputs:

• XLR: AES-3 or AES/EBU (up to 24 bits) transformer balanced


• Coaxial and Optical: S/PDIF (up to 20 bits), IEC 958, EIAJ CP-340 coax with transformer
• Sample Rate: 20 to 100 kHz (any)

Analog Outputs:

• XLR (pin 2 hot) electronic balanced, RF suppressed


• Impedance: 100 Ohms
• Maximal Signal Level: +24 dBu @ 600 ohm
• Output Level Gain: 0 to -24 dBFs (digitally adjusted)

Digital Outputs:

• XLR: AES-3 or AES/EBU (up to 24 bits) transformer balanced


• Coaxial and Optical: S/PDIF (up to 20 bits), IEC 958, EIAJ CP-340 coax with transformer
• Sample Rate: 32 kHz, 44.1 kHz, 48 kHz, 64 kHz, 88.2 kHz, and 96 kHz

AUDIO PERFORMANCE

• Digital Processing: A/D conversion: Sigma-Delta, 24-bit, 96 kHz


D/A conversion: Sigma-Delta, 24-bit, 96 kHz
Digital In/Out: 24-bit, 32 to 96 kHz
Internal Sampling Frequency: 96 kHz (always)
Calculation Resolution: up to 80 bits
Internal Signal Path: 40 bits
Inherent System Delay: < 1 ms @ 96 kHz
(between any input and output)

• Analog Input: Frequency Range: 10 Hz – 31.5 kHz, 0/-0.5 dB


Dynamic Range: > 113 dB(A), THD+N: 0.001% (10 Hz – 31.5 kHz)
Crosstalk: < -105 dB @ 1 kHz, CMRR: > 40 dB @ 1 kHz

• Analog Output: Frequency Range: 10 Hz – 31.5 kHz, 0/-0.3 dB


Dynamic Range: > 115 dB(A), THD+N: 0.0015% (10 Hz – 31.5 kHz)
Crosstalk: < -105 dB @ 1 kHz, CMRR: > 40 dB @ 1 kHz

17
• Digital Processing: A/D conversion: Sigma-Delta, 24-bit, 96 kHz
D/A conversion: Sigma-Delta, 24-bit, 96 kHz
Digital In/Out: 24-bit, 32 to 96 kHz
Internal Sampling Frequency: 96 kHz (always)
Calculation Resolution: up to 80 bits
Internal Signal Path: 40 bits
Inherent System Delay: < 1 ms @ 96 kHz
(between any input and output)

• Analog Input: Frequency Range: 10 Hz – 31.5 kHz, 0/-0.5 dB


Dynamic Range: > 113 dB(A),
THD+N: 0.001% (10 Hz – 31.5 kHz)
Crosstalk: < -105 dB @ 1 kHz, CMRR: > 40 dB @ 1 kHz

• Analog Output: Frequency Range: 10 Hz – 31.5 kHz, 0/-0.3 dB


Dynamic Range: > 115 dB(A),
THD+N: 0.0015% (10 Hz – 31.5 kHz)
Crosstalk: < -105 dB @ 1 kHz, CMRR: > 40 dB @ 1 kHz

• Digital In/Out: Frequency Range: 10 Hz – 44 kHz, 0/-0.2 dB @ Fs = 96 kHz


Dynamic Range: > 124 dB(A),
THD+N: 0.0005% (10 Hz – 40 kHz) @ 88.2 kHz

MEMORY

• 64 Factory and 128 User Presets


• 2 Temporary Presets for fast setup comparison

REMOTE INTERFACE

• MIDI: In, Thru, Out


• RS: 232: In, Thru

POWER REQUIREMENTS

• 100 – 120 V, 200 – 240 V, 50 or 60 Hz, 25 W

DIMENSIONS:

• 19” 2U Rack, 482(W) x 88(H) x 300(D) mm

GENERAL:

• Password Protection with Alphanumeric Key


• Weight: 6.5 kg

*Specifications and design subject to change without notice for improvements.

18
ELECTRICAL PARTS LIST

Ref No. Part No. Description Value Ref No. Part No. Description Value
C127,128,140,141, 3689331019 CAP NPO 330P 1% 50V (LS2.54) 330p
AIO B’D (4003485800) 227,228,240,241
B5 ,6 2058100977 DIODE BRIDGE DB103G/105G TAIWA DF01M C121,122,125,126, 3689332013 CAP NPO 3.3N 1% 50V LS5.08 3n3
V1 ,4,5,10-12 2058100996 DIODE RECTIFIER LT1N4006(4007) 1N4006 221,222,225,226
V101-104, 201-204 2058300992 DIODE BAT 85 (SCHOTTKY) BAT85 F101,102,201,202 3908609940 EMI FILTER CHOKE (SBT-180W) SBT-0180W
V2,3,6-9 2058304100 DIODE IN4148M 1N4148 L11,13,2 3908609950 EMI FERRITE 5X3MM FB
IC101,103-105, 2118010332 IC NJM 5532DD JRC NJM5532DD F1-4,6,7 3908609970 EMI DSS6NZ82A103Q55B 10n
201,203-205 Q1 3938000948 QUARTZ OSCILLATOR 24.576MHz 3.3 24.576MHz
IC102 2118059932 IC NJM 2082D JRC (TLO82)(DIL8) NJM2082 CN2 4355753600 CON ASS’Y 7P 300MM MEQ-2000 P-SW/7
U1,2 2128611206 IC 7805 G.S 7805 J30,3-4,7-8 4428590422 PIN HEADER 2X2 STRAIGHT PINHD-2x2
IC5 2128612400 IC TL431CLP (TO92) TIA TL431 J31 4428590426 PINHEADER 2X6POL (LS2.54) PINHD-2X6
U4 2168640987 IC 7915 SAMSUNG 7915 CN6 4428592526 WAFER BOX TPHB03-1419-26A AIO Conn
U3 2168640988 IC 7815 SAMSUNG 7815 CN3 4428595002 LW5267/LWB0640/2.5MM-02P CN3 2P
R109,209 3000100953 RES CF 1M 1/5W F N 1M BYP-L1,BYP-L2, 4428595003 LW5267/LWB0640/2.5MM-03P Molex/3
R8,35,36 3002220953 RES CF 22K 1/5W F N 22K BYP-R1,BYP-R2,
R1,11-16,19, 3002470953 RES CF 47K 1/5W F N 47K GAIN-L,GAIN-R
30-34, 54 CN1,4,5 4428595005 LW5267/LWB0640/2.5MM-05P P-SW/5
R2,3,5,24,R105, 3004100953 RES CF 100 1/5W FN SMA-4000 100 B3 ,B4 4438090010 XLR MALE 3P E3MRAM3 0 AudioOut
205 B1, B2 4438094010 XLR FEMALE 3P E3FRAM3 Audio In
R28,29 3009820973 RES CF 82 1/5W J N 82 FS1,2 5508431428 FUSE TE5 315MA/125V U/C T315mA
R4 3004470953 RES 470 1/5W FN 470 FS3 5508431728 FUSE TE5 500MA/125V U/C T500mA
R23,25,26 3005390953 RES CF 39 1/5W FN 39 REL1,2 5528007800 RELAY AZ850-12 DC12V NF-REL
R9,10 3009100373 RES 10 5% 1/2W 10 U$94,96,97,98 8195000310 HEAT SINK SCREW KK24X17
R118,119,149, 3029104953 RES MF 100K 1/5W FN 100K P5,6 3248347220-T RES SEMI RH0638C1004720 4K2
150,218,219,22, C104,107,204,207 3409210171-T CAP AF RSG 100UF 50V 8 P 100u/50V
249,250,37-39,7 C10,14,16,18,2, 3409210079-T CAP SG 10UF 50V LS 2.5MM 10u
R128,129,228, 3029162953 RES MF 1.6K 1/5W FN 1K6 28,29,3,35-37,
229,44,45 39-45
R103,104,124, 3029222913 RES MF 2.2K 1/5W 0.1% 2K2 C1,25,34,38,67, 3409210141-T CAP AF RSG 100UF 25V 6 P 100?
125,132,203,204, 68,8
224,225,232 C135,137,235,237 3409233167-T CAP SD 330UF 35V 10P 330?25V
R126,127,226, 3029242913 RES MF 2.4K 1/5W FN 2K4 IC10,11 S20560448001 IC MMUN2212LT1 (SOT23) MOT MMUN2212
227 IC7 S21225145402 IC 74LVX125 (SMDSO-14) 74LVTH125
R101,102,201, 3029332913 RES MF 3.3K 1/5W 0.1% 3K3 IC9 S21252140301 IC 74LVX08M (SO14) FSC 74LVX08
202,55,56,145, IC3 S21252140302 IC 74LVX74M 3.3V (SO14) FSC 74LVX74
245 IC8 S21252200301 IC 74LVHT574WM 3.3V(SO20L) FSC 74LVT574
R130,131,230,231 3029362953 RES MF 3.6K 1/5W FN 3K6 IC6 S21275082603 IC DS92LV010A (SOP8) 92LV010
R147,148,18,20, 3029470953 RES MF 47 1/5W FN 47 IC1 S21281282701 IC AK5393(SMD-SO28) AK5393
247,248, 40-43 IC2 S21282282701 IC AK4393 (SMD-VSOP28) AK4393
R107,108,110,111, 3029682913 RES 6.8K 1/5W 0.1% 6K8 R6 3002150953 RES CF 15K 1/5W F N 15K
133,134,136-144, J11,12 4428590413 PINHEADER 1X3POL (LS2.54) 3P
146,207,208,210, J11,12,4,8,17, 4408194800 CON JUMP Jump
211,133,234, 26,31 sub
236-244,246 J22,25,13,16 4428590414 PINHEADER 1X4 STRAIHT 4P
R112,113,120-122, 3029751913 RES MF 750 1/5W 0.1% 750 J1,5,2,6,9,17,18, 4428590512 PIN HEADER 1X2POL (LS2.54) 2P
212,213,220-222, 15,14,23,24,26,
133,233 27,28,
R114,115 3004432953 RES CF 432 1/5W F N 432 Heatsink1,2,3,4 7505297810 TR HEAT SINK 25MM WRX-9102 Heatsink
RN1 3098473971 NETWORK 6X47K 5% 1/5W(7X) 6x47K Jack screw 1,2,3,4 8029120063 SCREWW FM2X6B XLR jack
P1-4 3248347120 RES RH0615C100471 (470B) 470
C21,75,78,79 3408210241 CAP RSA 1000UF 25V SNAP 13 P 1000u/25V
DIO B’D (4003485900)
C12 ,19,76,77 3409233267 CAP AF SD 3300UF 35V 3300u/35V IC6 2128002200 IC UA9637ACD TIA u9637A
C117,119,120, 3409247061 CAP SD 47UF 35V LS2.54 47/35V Q3 3938010997 QUARTZ OSCILLATOR 22.5792MHz 5V 22.5792
129,217,219,220, Q1 3938010998 QUARTZ OSCILLATOR 24.576MHz 5V 24.576MHz
229 Q2 3938010999 QUARTZ OSCILLATOR 16.384MHz 5V 16.384
C116,216 3569472137 CAP NPO 4.7N 5% LS5.08 (AVX) 4n7 IC17 S21225165402 IC MM74HC4052M (SO16) FSC 4052
C108,109,208,209 3569681537 CAP NPO 680P 1% LS2.54 680p 1% IC2 S21226205401 IC SN74LVTH245ADW (SO20) TIA 74LVTH245
C102,103,123, 3689101119 CAP NPO 100P 5% 50V (LS2.54) 100p IC4 S21250704801 IC 74HC00 SMD 74HC00
124,142,202,203, IC7 S21252145401 IC MM74HC14M (SO14) FSC 74HC14
223,224,242,71,72, IC5,9 S21252145402 IC M74HCT125M1R (SO14) SGS 74HCT125
C110,111,210,211 IC8 S21225145402 IC 74LVX125 (SMDSO-14) 74LVX125
C105,106,136,138, 3689102119 CAP NPO 1N 5% 50V (LS2.54) 1n IC12 S21252145402 IC MM74HC125M (SO14) FSC 74HC125
17,205,206,236, IC27 S21252145402 IC MM74HC125M (SO14) FSC 74HC125
238 IC15 S21252145403 IC MM74HCT08M (SO14) FSC 74HCT08
C101,143,201,243, 3689103119 CAP NPO 10N 5% 50V (LS5.08) 10n IC1,3 S21252205401 IC M74HCT574M1R (SO20) SGS 74HCT574
4,88,89,90,91,30, IC13 S21275082603 IC DS92LV010A (SOP8) 92LV010
31,32,33,69,70, IC10, 11 S21287289501 IC CS8420 (SMD-SO28) CRYSTAL CS8420
73,74 R32 S30101007231 RES TF 10 1/10W 2012 10
C11,115,13,15,20, 3689104219 CAP X7R 100N 10% 63V (LS5.08) 100n R24 S30101017231 RES TF 100 1/10W 2012 100
215,22-24,26,27, R41 S30101105230 RES TF 110 F 1/10W 2012 110
46-66,7,80-87,9, R35, 36, 37 S30102217121 RES TF 220 1/16W 1608 220
93,94 R1,2,3,4,5,6,7,8,9, S30102237231 RES TF 22K 1/10W 2012 22K
C112-114, 3689220119 CAP NPO 22P 5% 50V 9LS2.54) 22p 12,13,16,17,18,19,
212-214,5,6,92 21,22,23,25,27,28,
C130-134, 230-234 3689330119 CAP NPO (COG)33P 5% 50V LS5.08 33p 29,30,31,33,40,42,
51,52,56,57

19
Ref No. Part No. Description Value Ref No. Part No. Description Value
R34 S30102297230 RES TF 2.2 J 1/10W 2012 2R2 R20,22,24,26,52,115 S30104717121 RES TF 170 1/16W 1608 470
R48,49 S30103005230 RES TF 300 F 1/10W 2012 300 C19,21,34,35,36, S34121000422 CAP RC 10UF 16V 10µSMD-ELKO
R10,14 S30103047230 RES TF 3M J 1/10W 2012 3M 37,38,40,41,42,56,
R37,38,39 S30103907121 RES TF 39 1/16W 1608 39 89
R44,54,55 S30104717121 RES TF 470 1/16W 1608 470 C39 S35101035039 CAP X7R 10N 10% 63V SMD 10n
R11,15 S30105125230 S30105125230 5K1 C1,2,3,4,5,6,10,11, S35101045039 CAP X7R 100N 10% 63V 2012 100n
R45,46 S30105605230 RES TF 56 F 1/10W 2012 56 14,15,16,17,18,22,
R53 S30106227231 RES TF 6.2K 1/10W 2012 J 6K2 23,24,26,28,29,30,
R43 S30107505230 RES TF 75 F 1/10W 2012 75 31,32,33,43,44,45,
R50 S30108205230 RES TF 82 F 1/10W 2012 82 46,47,48,49,50,51,
C6,7,8,9,18,24,29,57 S34121000422 CAP RC 10UF 16V 10µ16V 52,53,54,55,58,59,
C5,10,38 S34124700232 CAP RC 47UF 6.3V 47µ6,3V 60,61,62,63,64,65,
C15,35,56,61 S35101025039 CAP NPO 1N 10% 63V 2012 1000p 66,6768,69,70,71,
C1,47,51,52,53,54, S35101035039 CAP X7R 10N 10% 63V SMD 10n 72,73,74,75,76,77,
63 78,79,80,81,82,83,
C2,3,4,11,12,13,14, S35101045039 CAP X7R 100N 10% 63V 2012 100n 84,85,86,87,88,91,
16,17,19,20,21,22, 92,93,94,95,96,97,
23,27,28,32,33,34, 98,99,100,101,102,
36,39,40,41,42,43, 103,104,105,106,
44,45,46,48,49,50, 107,108,109
55,58,59,60,62,64 C7,8,9,57,90 S35102204339 CAP CL 22PF 50V J 2012 22p
C26,31,25,30 S35102235039 CAP NPO 2.2N 10% 63V SMD 2n2 F1,2,3,4,5 S39006999944 EMI NFE31PT222Z1E9L NFM60R
F1,2,3,4,5,6,7,8,9, S39006999944 EMI NFE31PT222Z1E9L NFM60 6,7,8,9,10,11,12, S39006999954 EMI BLM18AG121SN1D BLM11
10,11,12,13 13,14,15,16,17,18
DR1,2,3,4,5,6 S39006999954 EMI BLM18AG121SN1D BLM11 Q1 S39101999995 QUARTZ OSCILLATOR 33MHz 3.3V 33MHz
OPT1 4438088310 OPTO TORX 173 Socket S44410013632 SOCKET IC PLCC 32 (SMD) PCLL32
OPT2 4438088210 OPTO TOTX 173 S7,8 4428590813 PIN HEADER 2X13PIN Pinheader 2*13
B1 4438094010 XLR FEMALE 3P E3FRAM3 S9 4428590807 PIN HEADER 2X7PIN Pinheader2*7
B2 4438090010 XLR MALE 3P E3MRAM3 “0” S2 4428592513 WAFER BOX 14P STRAIGHT Box wafer 14P
JP5 4428592534 WAFER BOX TPHB03-1419-34A S4 4428592526 WAFER BOX TPHB03-1419-26A Box wafer 26P
Jumper 4408194800 CON JUMP S1,3 4428592534 WAFER BOX TPHB03-1419-34A Box wafer 34P
CONN 4355754006 CON ASS’Y 7P 130MM MEQ-2000 S5 4355754005 CON ASS’Y 7P 120MM MEQ-2000 Con 7P
TR1,2,3,4 2888099999 PULSE TRANSFORMER MEQ-2000 S6 4355754131 CON ASS’Y 3P 70MM MEQ-2000 Con 3P
JP6 4428590423 PIN HEADER 2X3POL (LS2.54) 3P T1,2 4628988710 SW TACT THHV501BAA Switch
JP8,5,3,1,J3 4428590512 PIN HEADER 1X2POL (LS2.54) 2P G1 5518999610 LITHIUM BATTERY CR2032 PCB Battery
CN3 4428595003 LW5267/LWB0640/2.5MM-03P 3P
F12,13 S30100007231 RES TF 0 1/10W 2012 0 OHM
FRONT B’D (4003486100)
C25,30 S35108235039 CAP X7R 82N 10% 63V SMD 2012 82n D1,2,3,4,5,6,7,8, 2058304100 DIODE IN4148M 1N4148
F1-10 S39006999944 EMI NFE31PT222Z1E9L NFM60 9,10,11,12,13,14,
15,16,17,18
SHRC B’D (4003485700) U7 2128110600 IC AT 89C 2051 (DIL20) ATMEL AT89C2051
V1,2,3 2308660126 LED TLM-2100 RED SOT-23 (SMD TLM2100 U5 2128514060 IC GAL16VB 15NS FOR FP 150.005 GAL16V8
IC6,7 NOT INSERT 256Kx16RAM U3 2128514106 IC 74HC74 G.S 74HC74
R28 NOT INSERT 100* U6,8,9,10 2128514148 IC MM74HCT574N FSC 74HC574
IC10 S21210009801 IC ALG265QL4009 ROUTER TQFP10 QL4009 IC1 2128870999 IC SCI 7661C (DIL14) SCI7661C
IC1,2,101 S21213009601 IC ADSP21065LKS-264 66MH ADI ADSP R47 3000100953 RES CF 1M 1/5W F N 1M
IC24 S21224145401 IC 74LV132D (SOP14) PHI 74LVC132 R18 3001220953 RES CF 220K 1/5W FN 220k
IC25 S21224165401 IC 74LV174D (SO16) PHI 74LV174 R48 3002180953 RES CF 18K 1/5W FN 18k
IC19 S21225165401 IC 74LCX 138M (SOP16) FSC 74LVC138 R39,40,41,42,43, 3009101973 RES CF 100 1/5W J N 100
IC13,17,20,21 S21226165401 IC SN74LVTH125D (SOP16) PHI 74LVTH125 44,45,46
IC3,11,12 S21226205401 IC SN74LVTH245ADW (SO20) TIA 74LVTH245A R21,22 3009102973 RES CF 1K 1/5W J N 1k
IC26 S21229069401 IC DS2401P (TSOC) DALLAS DS2401P R19,20 3009103973 RES CF 10K 1/5W J N 10k
IC8 S21235329901 IC SST29LE020-200-4C-NH FLASH R1,2,3,4,5,6,7,8, 3009121973 RES CF 120 1/5W J N 120R
IC9,14 S21235328101 SST28VF040A-200-4C-NH FLASH 9,10,11,12,13,14,
IC23 S21242329701 IC K6T1008V2E-GB70 512Kx8 15,16,23,24,25,
IC4,5 S21242409701 IC K6R1016V1B-JC12000 256Kx16RAM 26,27,28,29
IC22 S21243862501 IC K4S643232C-TC/L70 SDRAM64M R30,31 3009222973 RES CF 2.2K 1/5W J N 2k2
IC18 S21265055402 IC TPS3801 (SOT-323) TIA TPS3801 R17,32,33,34,35, 3009471973 RES CF 470 1/5W J N 470
IC16 S21275082601 IC DS90LV018A (SOP8) 90LV018 36,37,38,49,50
U6 S21279405401 IC TL16C550CPT 3.3V TIA TL16C550 P1 3228069880 VR RK09K1130D1M Alps Pot.
D1,2 S22400548001 DIODE BAS16LT1 50MA/75V FSC BAS16 C9,10 3689102119 CAP NPO 1N 5% 50V (LS2.54) 1n
R30,66,67 S30101027121 RES TF 1K 1/16W 1608 1K C1,3,4,11,12,13, 3689104219 CAP X7R 100N 10% 63V (LS5.08) 100n
1,3-5,7,10-17,27, S30101037121 RES TF 10K 1/16W 1608 10K 15,19
29,35-40,65,69,72, C2,5,7,8,21 3689330119 CAP NPO (COG)33P 5% 50V (LS5.08 33p
74,84,87,89-93, F1,2 3908609970 EMI DSS6NZ82A103Q55B 10nF
101-107,111-113, Q2 3938000950 CRYSTAL 12MHz H.EE 12MHz
116-120,122,149 S1 4355752520 CON ASS’Y 34P 330MM FLAT MEQ-2 Base Conn
R85,86 S30101057121 RES TF 1M 1/16W 1608 1M SV1 4355753000 CON ASS’Y 20P 160MM FLAT MEQ-2 LCD Conn
R19,21,23,25,50,114 S30102217121 RES TF 220 1/16W 1608 220 S3 4355753031 CON ASS’Y 20P 40MM FLAT MEQ-20 LED Conn
R18,31,32,33,34, S30103907121 RES TF 39 1/16W 1608 39 K11,12,13,14,15, 4658099310 S/W TACTIL WITH LED A1
41,42,43,44,46,47, 16,17
48,49,51,53,54,55, K1,2,3,4,5,6,7,8, 4658099410 S/W TACTIL (LS4.5X8MM) UP
56,57,58,59,60,61, 9,10
62,63,64,68,70,71, JOG1 4658099510 ROTARY ENCODER (ALPS) ALPHA2
73,77,78,79,80,88, C14,16,17,18,20 3409210023-T CAP AF SE 10U/50V 6.4X5 (5MM) 10µ16V
100,108,109,110 C6 3409210143-T CAP AF SE 100U/25V 8X5 (5MM) 100u

20
Ref No. Part No. Description Value Ref No. Part No. Description Value
D40,41,44,45 2300031105 LED LTL-16KY-021A LITEON YELLOW TR1 2658399940 OMON MODE CHOKE COIL MEQ-2000 NETZFILTER
D42,43 2308000135 LTL-1CHEO11A LITEON RED U3,4 sub 1608199726 COOL SHEET TO-220 (NOT HOLE)
D46,47,48,49,50, 2300032105 LED LTL-16KG-021A LITEON Green U7 sub 4448099610 IC SOCKET DIL20
51,52,37,38,39 FS1,3 sub 4458999110 FUSE CLIP 5*20
POT1,2 3228069910 VR RK11K114020KRD VR RS-232 sub 6505968010 BRACKET PCB PS-A152
LEFT, RIGHT 4355753900 CON ASS’Y 3P 320MM SHIELD MEQ Conn. B’D in U3,4 sub 7503093810 HEAT SINK MEQ-2000
Socket 1,2 4448099610 IC SOCKET DIL20 U3,4 sub 8109230103 SCREW #2BTC 3*10B
LCD 2338170389 LCD MODULE (240X64)MEQ-2000JIYA U3,4 sub 8305999310 CAP
LCD Con 4355753500 CON ASS’Y 3P 500MM MEQ-2000 CN9 4235007210 GND TERMINAL (POWER B’D)
MAIN B’D (4003486000)
Q1 2028400885 TR BC548B NPN (TO92A) ITT BC548B
Q2 2038100942 TR BC327 PNP (TO92A) FSC BC327B
DB1,2 2058100988 DIODE BRIDGE PBU 804 KBU08
V1,2,3,4 2058100996 DIODE RECTIFIER LT1N4006 (4007) 1N4006
D1 2058304100 DIODE IN4148M 1N4148
U4 2118089926 IC LM 350T LM350T
U7 2128001800 IC GAL 16V8 15NS FOR 150.008 GAL-16V8
U2 2128260103 IC DM74ALS03BN (DIL14) FSC 74ALS03B
U1 2128260104 IC DM74LS132N (DIL14) FSC 74LS132
U3 2128611206 IC 7805 G.S 7805CT
U6 2128720000 IC MAX232CPE MAX-232
OPT1 2138000978 IC OPTOCOUPL 6N137 DIP8 AGILEN 6N137
U5 2168640979 IC LM311N (DIL8) FSC LM311N
V5 2300050101 LED LTL-307E-012A LED-3
INV1 2338170390 INVERTER DC/AC FOR LCD MEQINVERT
L1,2,3,4,5,6(MIDI) 2648609560 COIL INDUCTOR 22UH A03 22uH
L1,2,3,4 (RS-232) 2648609640 COIL 4.7UH (LS10) 47uH
R19 3001560953 RES CF 560K 1/5W FN 560K
R7,13,14,15,28, 3002100953 RES CF 10K 1/5W F N 10k
29,30,31
R17 3002220953 RES CF 22K 1/5W F N 22K
R12,27 3002470953 RES CF 47K 1/5W F N 47K
R22 3003150953 RES CF 1.5K 1/5W F N 1K5
R11 3003220953 RES CF 2.2K 1/5W F N 2K2
R10,20,24,26 3003330953 RES CF 3.3K 1/5W F N 3K3
R16,23,25 3003470953 RES CF 4.7K 1/5W F N 4k7
R21 3004100953 RES CF 100 1/5W FN SMA-4000 100
R6 3004240953 RES CF 240 1/5W FN 240
R9 3004390953 RES CF 390 1/5W FN 390
R1,2,3,4,5 3009221973 RES CF 220 1/5W J N 220R
R8 3009821973 RES CF 820 1/5W J N 820R
C19,20 3408210233 CAP RSD 1000UF 16V SNAP 10P 1000µ16V
C4,13,14 3419568239 CAP HC 6800UF 16V 6800µ16V
C26,27 3549222091 CAP DE2E3KH222MA3B 2n2/250VAC
C28,29,50 3549222091 CAP DE2E3KH222MA3B 4n7/250VAC
C23 3689102219 CAP X7R 1N 10% 50V (LS5.08) 1n
C9,10,11,12,31, 3689103219 CAP X7R 10N 10% 50V (LS5.08) 10n
32,33,34,35,49
C1,2,3,5,7,15,16, 3689104219 CAP X7R 100N 10% 63V (LS5.08) 100n
17,18,24,30,41,42
C37, 38, 39, 40 3689221219 CAP X7R(COG,NPO) 220P 10% 50V 220p
F1 3908609940 EMI FILTER CHOKE (SBT-180W) SBT0180W
F5,6 3908609970 EMI DSS6NZ82A103Q55B 10nF
CN4 4428595002 LW5267/LWB0640/2.5MM-02P Molex/2
CN5,6 4428595003 LW5267/LWB0640/2.5MM-03P Molex/3
CN2 4428595005 LW5267/LWB0640/2.5MM-05P Molex/5
CN3/1,3/2,3/, 4428595007 LW5267/LWB0640/2.5MM-07P P-SW/7
IN, OUT, THRU 4438088110 JACK DIN 5POL SHIELDED DIN
DCE 4438191010 D-SUB PLUG(M) 9P SUBD-9F
DTE 4438191810 D-SUB JK 9P SUBD-9M
B1 4438195310 RCA JACK 2P DUALCHINCH
CN1,3,7,8,10,13 4465998210 TERMINAL(250)PCB TAB L
SW1 4628988610 SW POWER SDDF3PATL011 (SP278 MAINSWITCH
FS3 5508112737 FUSE 51S 20MM2A/250V K/U/C/J 1AT
FS1 5508113037 FUSE 53S 20MM 3.15A/250V KUCJ 2AT
C6,8,21,36,43,48 3409210071-T CAP AF RSG 10UF 50V 5 P 10u
C25,44,45,46,47 3409247071-T CAP AF RSG 47UF 50V 6 P 47µ16V
C22 3509101130-T CAP CE SL 100PF 50V J 100p
J1 4355752731 CON ASS’Y 10P 60MM FLAT MEQ-2000 SHT Conn
J2 4428592513 WAFER BOX 14P STRAIGHT RS232 Conn
J2,3 4428590413 PINHEADER 1X3POL (LS2.54) GNDLift
J4 4428592510 WAFER BOX TPHB03-1419-10A RS232Conn
R18 3002180953 RES CF 18K 1/5W FN 18K
SS1 4355754131 CON ASS’Y 3P 70MM MEQ-2000 S-SW/3
SS2 4355753700 CON ASS’Y 2P 150MM MEQ-2000 S-SW/2

21
TOP AND BOTTOM VIEW OF P.C. BOARD

22
23
24
25
26
WIRING DIAGRAM

27
BLOCK DIAGRAM

96kHz internal
system clock

CH 1 CH 1

ANALOG Analog ANALOG


INPUTS Input Gain AD DA OUTPUTS

CH 2 CH 2

Analog
Input Gain RS 232

IN

THRU
FRONT
LCD DSP ENGINE
BUTTONS
PANEL
LEDS & MIDI
CONTROLLER
IN

OUT

THRU

AES/EBU AES/EBU

RX SRC SRC TX
DIGITAL DIGITAL
INPUTS OUTPUTS

COAX COAX
S/PDIF S/PDIF
OPTICAL OPTICAL
Fs IN

digital
output
clock
Output Word Clock
32, 64
44.1, 88.2 kHz
48, 96

28
SCHEMATIC DIAGRAM

– MAIN(1)

red L
S-SW/3

1
2
SS1

3
white
R

29
– MAIN(2)

S-SW/2

1
SS2

LED-3 2
V1

30
– MAIN(3)

31
– MAIN(4)

32
– MAIN(5)

33
– MAIN(6)

SW1
MAINSWITCH
AMP6-3CONN
1A
1A CN14
4n7/250VAC
C1 AMP6-3CONN
1A 1A CN8

34
– AIO(1)

35
– AIO(2)

36
– AIO(3)

37
– AIO(4)

38
– AIO(5)

39
– DIO(1)

40
– DIO(2)

41
– DIO(3)

42
– DIO(4)

43
– FRONT(1)

44
– FRONT(2)

45
– FRONT(3)

46
– FRONT(4)

47
– SHARC(1)

48
– SHARC(2)

49
– SHARC(3)

50
– SHARC(4)

51
– SHARC(5)

52
– SHARC(6)

53
– SHARC(7)

54
EXPLODED VIEW OF CABINET & CHASSIS/MECHANICAL PARTS LIST

55 56
ASS’Y DRAWING

16 17 18 20 23 24

REMOTE
THRU IN

MIDI AES / EBU S / PDIF ANALOG OUT ANALOG IN

THRU OUT IN

~AC INPUT CAUTION; TO REDUCE THE RISK OF ELE-


OUTPUT ANT

15
230V 50Hz, 11W FIXED VARIABLE FM AM
CTRIC SHOCK, DO NOT REMOVE COVER.
NO USER SERVICEABLE PARTS INSIDE. OUT IN
REFER SERVICING TO QUALIFIED SERVICE
PERSONNEL.

AVIS; RISQUE DE CHOC ELECTRIQUE NE


OC03
PAS OUVRIR.
CAUTION; TO REDUCE THE RISK OF FIRE L R
R L
CH 2 CH 1 LOOP
CH 2 CH 1
W
R E P L A C E O N LY W I T H S A M E T Y P E F U S E .
FUSE
UTILISER UN FUSIBLE DE RECHANGE DE DC INPUT
OUT
S IN OUT
MONO(BAL)
IN
MONO(BAL) RESET STEREO UNBAL / 75
UNBAL ANT.
T125mAL / 250V MEME TYPE.
N
24V
www.inter-m.com

19 21 22

14

No. Description Part No Q'ty Remark


1 FRONT PANEL 048602971011 1
2 PUSH KNOB 8543987210 1
3 PUSH KNOB "A" 048543984410 4
4 CONTROL KNOB 048543984210 1

13 5 PUSH KNOB "B" 048543984310 3

6 INLAY 048573994811 1
7 PUSH KNOB "D" 048543983710 6

8 PUSH KNOB "C-1" 048543983811 2

9 PUSH KNOB "C-2" 048543983812 2

10 PHONE KNOB 048545076011 2

11 LENS LED 8575989910 2

12 SUB PANEL 048521991611 1

13 TOP COVER 046122090710 1


14 BOTTOM COVER 6122483010 1
046102979611 1 DOM

046102979612 1 R, C
15 MAIN CHASSIS
046102979618 1 J
046102979619 1 D

16 AC INLET 4448996610 1

17 D-SUB PLUG(M) 9P 4438191010 1

18 D-SUB JK 9P 4438191810 1

12 19 JACK DIN 5POL SHIELDED 4438088110 3

20 RCA JACK 2P 4438195310 1


11 21 TOTX 4438088210 1
22 TORX 4438088310 1

23 XLR JACK (MALE) 4438090010 3

24 XLR JACK (FEMALE) 4438094010 3

10 9 8 7

57 58

You might also like