Professional Documents
Culture Documents
IS61WV25616BLL/BLS
IS64WV25616BLL/BLS
256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM
FEBRUARY 2017
FEATURES DESCRIPTION
HIGH SPEED: (IS61/64WV25616ALL/BLL) The ISSI IS61WV25616Axx/Bxx and IS64WV25616Bxx
• High-speed access time: 8, 10, 20 ns are high-speed, 4,194,304-bit static RAMs organized as
262,144 words by 16 bits. It is fabricated using ISSI's high-
• Low Active Power: 85 mW (typical)
performance CMOS technology.This highly reliable process
• Low Standby Power: 7 mW (typical) coupled with innovative circuit design techniques, yields
CMOS standby high-performance and low power consumption devices.
LOW POWER: (IS61/64WV25616ALS/BLS)
• High-speed access time: 25, 35, 45 ns When CE is HIGH (deselected), the device assumes a
standby mode at which the power dissipation can be re-
• Low Active Power: 35 mW (typical)
duced down with CMOS input levels.
• Low Standby Power: 0.6 mW (typical)
CMOS standby Easy memory expansion is provided by using Chip Enable
• Single power supply and Output Enable inputs, CE and OE. The active LOW
— Vdd 1.65V to 2.2V (IS61WV25616Axx) Write Enable (WE) controls both writing and reading of the
memory. A data byte allows Upper Byte (UB) and Lower
— Vdd 2.4V to 3.6V (IS61/64WV25616Bxx)
Byte (LB) access.
• Fully static operation: no clock or refresh required
• Three state outputs The IS61WV25616Axx/Bxx and IS64WV25616Bxx are
• Data control for upper and lower bytes packaged in the JEDEC standard 44-pin 400mil SOJ,
44-pin TSOP Type II and 48-pin Mini BGA (6mm x 8mm).
• Industrial and Automotive temperature support
• Lead-free available
FUNCTIONAL BLOCK DIAGRAM
256K x 16
A0-A17 DECODER MEMORY ARRAY
VDD
GND
I/O0-I/O7
Lower Byte I/O
DATA COLUMN I/O
I/O8-I/O15 CIRCUIT
Upper Byte
CE
OE
CONTROL
WE CIRCUIT
UB
LB
Copyright © 2017 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without
notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the lat-
est version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason-
ably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications
unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
TRUTH TABLE
I/O PIN
Mode WE CE OE LB UB I/O0-I/O7 I/O8-I/O15 Vdd Current
Not Selected X H X X X High-Z High-Z Isb1, Isb2
Output Disabled H L H X X High-Z High-Z Icc
X L X H H High-Z High-Z
Read H L L L H Dout High-Z Icc
H L L H L High-Z Dout
H L L L L Dout Dout
Write L L X L H Din High-Z Icc
L L X H L High-Z Din
L L X L L Din Din
PIN CONFIGURATIONS
44-Pin LQFP 48-Pin mini BGA (6mm x 8mm)
1 2 3 4 5 6
A17
A16
A15
A14
A13
A12
A11
A10
OE
UB
LB
44 43 42 41 40 39 38 37 36 35 34
CE 1 33 I/O15
I/O0 2 32 I/O14 A LB OE A0 A1 A2 N/C
I/O4 8 26 I/O10
F I/O14 I/O13 A14 A15 I/O5 I/O6
I/O5 9 25 I/O9
I/O6 10 24 I/O8 G I/O15 NC A12 A13 WE I/O7
PIN DESCRIPTIONS
A0-A17 Address Inputs
I/O0-I/O15 Data Inputs/Outputs
CE Chip Enable Input
OE Output Enable Input
WE Write Enable Input
LB Lower-byte Control (I/O0-I/O7)
UB Upper-byte Control (I/O8-I/O15)
NC No Connection
Vdd Power
GND Ground
AC TEST CONDITIONS
Parameter Unit Unit Unit
(2.4V-3.6V) (3.3V + 10%) (1.65V-2.2V)
Input Pulse Level 0V to 3V 0V to 3V 0V to 1.8V
Input Rise and Fall Times 1V/ ns 1V/ ns 1V/ ns
Input and Output Timing 1.5V 1.5V 0.9V
and Reference Level (VRef)
Output Load See Figures 1 and 2 See Figures 1 and 2 See Figures 1 and 2
AC TEST LOADS
319 Ω
ZO = 50Ω 3.3V
50Ω
OUTPUT 1.5V
OUTPUT
30 pF
Including 353 Ω
jig and 5 pF
Including
scope jig and
scope
Figure 1. Figure 2.
CAPACITANCE(1,2)
Symbol Parameter Conditions Max. Unit
Cin Input Capacitance Vin = 0V 6 pF
CI/O Input/Output Capacitance Vout = 0V 8 pF
Notes:
1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: Ta = 25°C, f = 1 MHz, Vdd = 3.3V.
AC WAVEFORMS
READ CYCLE NO. 1(1,2) (Address Controlled) (CE = OE = Vil, UB or LB = Vil)
t RC
ADDRESS
t AA
t OHA t OHA
READ1.eps
tRC
ADDRESS
tAA tOHA
OE
tDOE tHZOE
CE tLZOE
tACE tHZCE
tLZCE
LB, UB
tBA tHZB
tLZB tRC
HIGH-Z
DOUT DATA VALID
ICC
VDD tPU 50% tPD 50%
Supply ISB
Current UB_CEDR2.eps
Notes:
1. WE is HIGH for a Read Cycle.
2. The device is continuously selected. OE, CE, UB, or LB = Vil.
3. Address is valid prior to or coincident with CE LOW transition.
AC WAVEFORMS
WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1 )
t WC
VALID ADDRESS
ADDRESS
t SA t SCE t HA
CE
t AW
t PWE1
WE t PWE2
t PBW
UB, LB
t HZWE t LZWE
HIGH-Z
DOUT DATA UNDEFINED
t SD t HD
DIN DATAIN VALID
UB_CEWR1.eps
Notes:
1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the CE and WE inputs and at least
one of the LB and UB inputs being in the LOW state.
2. WRITE = (CE) [ (LB) = (UB) ] (WE).
WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)
t WC
ADDRESS VALID ADDRESS
t HA
OE
CE LOW
t AW
t PWE1
WE
t SA t PBW
UB, LB
t HZWE t LZWE
HIGH-Z
DOUT DATA UNDEFINED
t SD t HD
DIN DATAIN VALID
UB_CEWR2.eps
AC WAVEFORMS
WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)
t WC
ADDRESS VALID ADDRESS
t HA
OE LOW
CE LOW
t AW
t PWE2
WE
t SA t PBW
UB, LB
t HZWE t LZWE
HIGH-Z
DOUT DATA UNDEFINED
t SD t HD
DIN DATAIN VALID
UB_CEWR3.eps
t WC t WC
OE
t SA
CE LOW
t HA t HA
WE t SA
t PBW t PBW
UB, LB WORD 1 WORD 2
t HZWE t LZWE
HIGH-Z
DOUT DATA UNDEFINED
t HD t HD
t SD t SD
DATAIN DATAIN
DIN VALID VALID
UB_CEWR4.eps
Notes:
1. The internal Write time is defined by the overlap of CE = LOW, UB and/or LB = LOW, and WE = LOW. All signals must be in
valid states to initiate a Write, but any can be deasserted to terminate the Write. The t sa, t ha, t sd, and t hd timing is referenced
to the rising or falling edge of the signal that terminates the Write.
2. Tested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.
VDD
VDR
CE ≥ VDD - 0.2V
CE
GND
VDD
VDR
CE ≥ VDD - 0.2V
CE
GND
08/12/2008
2. Reference document : JEDEC MO-207
1. CONTROLLING DIMENSION : MM .
NOTE :
Package Outline
NOTE :
1. CONTROLLING DIMENSION : MM
2. DIMENSION D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.
06/04/2008
Package Outline
21
22
IS64WV25616BLL/BLS
NOTE :
IS61WV25616ALL/ALS, IS61WV25616BLL/BLS,
1. Controlling dimension : mm
2. Dimension D and E1 do not include mold protrusion .
3. Dimension b2 does not include dambar protrusion/intrusion.
4. Formed leads shall be planar with respect to one another within 0.1mm
at the seating plane after final test.
5. Reference document : JEDEC SPEC MS-027.
SEATING PLANE
12/21/2007
02/10/2017
Rev. H1
Integrated Silicon Solution, Inc. — www.issi.com
Mouser Electronics
Authorized Distributor
ISSI:
IS61WV25616BLL-10TLI IS61WV25616BLL-10TLI-TR IS61WV25616BLL-10TL-TR IS64WV25616BLL-10BLA3
IS64WV25616BLL-10BLA3-TR IS61WV25616BLL-10BLI IS61WV25616BLL-10BLI-TR IS61WV25616BLL-10BI
IS61WV25616BLL-10BI-TR IS61WV25616BLS-25TLI IS61WV25616BLS-25TLI-TR IS64WV25616BLL-10CTLA3
IS61WV25616BLL-10KLI-TR IS61WV25616BLL-10KLI