You are on page 1of 1

E.G.S.

PILLAY ENGINEERING COLLEGE


(Autonomous) CAT - II
Nagapattinam – 611 002 Regulations 2023
MCA DEGREE EXAMINATIONS MCA
Second Semester
COMPUTER ORGANIZATION AND ARCHITECTURE
Date & Session:27/03/2024 & FN
Time: 1 ½ hours Maximum: 50 Marks
Answer ALL Questions
PART A – (7 ×2 14 marks) [CO#, BTL]
1. Define the functional components of a computer system? [CO1, K2]
2. Differentiate between von Neumann and Harvard Architecture. [CO1,K2]
3. Explain fixed-point representation of numbers. [CO1, K2]
4. Define What is Booth's algorithm used for? [CO1, K2]
5. Instruction Set Architecture (ISA)? [CO2, K2]
6. Write the Instruction Types in computer architecture? [CO2, K2]
7. What is the purpose of pipelining in processor architecture? [CO2, K2]

PART B – (3 ×12  36 marks) Marks [CO#, BTL]


8. (a) Describe the architecture of a von Neumann machine, providing an example to illustrate its 12 [CO1, K2]
operation.
Or
(b) Could you please provide an illustration of the Harvard architecture, along with an 12 [CO1, K2]
example?

9. (a) Fixed point representation 12 [CO1, K2]


i. Represent the fixed point representation of unsigned binary number 0110110
using 4 integer bits and 3 fractional bits.
ii. Represent (-7.5)10 using 8 bit binary representation 4 digits integer and 4
fractional part.
Or
(b) Describe Booth’s Algorithm and solve the given problem to illustrate its operation. 12 [CO1, K2]
i. Perform binary multiplication using booths algorithm
Multiplicand ( M): 01011
Multiplier (Q): 01110

10. (a) What are the key components encompassed within the concept of "Instruction Set 12 [CO2, K2]
Architecture"?
Or
(b) How does single-cycle performance differ from pipelined performance in computer 12 [CO2, K2]
architecture, and what are the advantages and disadvantages of each approach?

Bloom’s Taxonomy Level (BTL):


K1: Remember K2: Understand K3: Apply
K4: Analyze K5: Evaluate K6: Create

You might also like