Professional Documents
Culture Documents
I2C Bus
I2C Bus
Inter-Integrated Circuit
Developed and patented by Philips for connecting low speed peripherals to a motherboard, embedded system or cell phone Multi-master, two wire bus , up to 100 kbits/sec
One data line (SDA) One clock line (SCL) Master controls clock for slaves Each connected slave has a unique 7-bit address
I2C is a low to medium speed serial bus with an impressive list of features: Resistant to glitches and noise. Supported by a large and diverse range of peripheral devices. A well-known robust protocol. A long track record in the field. A respectable communication distance which can be extended to longer distances with bus extenders.
Protocol
Transfers are byte oriented, msb first Start: SDA goes low while SCL is high Master sends address of slave (7-bits) on next 7 clocks Master sends read/write request bit
Terminology
Then, SDA sets the transferred bit while SCL is low and the data is sampled (received) when SCL rises .
When the transfer is complete, a STOP bit (P) is sent by releasing the data line to allow it to be pulled up while SCL is constantly high
I2C Extensions
(I2C) Applications