Master of Science in Information Technology

11

SCALAR PROCESSOR
8/1/12

Computer Architecture and Operating Click to edit Master subtitle style System

Definition
22

Scalar processors are those executing one instruction per cycle, only one instruction is issued per cycle and only one completion of instruction is expected from the pipeline Scalar Processor 8/1/12 8/1/12 per cycle

33

ARCHITECTURAL OVERVIEW

A scalar processor logically consists of an integer unit (IU) and a floating-point unit (FPU), each with its own registers. This organization allows for implementations with concurrency between integer and floating-point Scalar Processor 8/1/12 instruction execution.

44

Scalar Processor

8/1/12

INTEGER UNIT
55

contains the general-purpose registers and controls the overall operation of the processor. The IU executes the integer arithmetic instructions and computes memory addresses for loads and stores. It also maintains the program counters and controls instruction execution for 8/1/12 Scalar Processor

DEFINITION OF TERM
66

A request by a processor to replace the value of a specified memory location. The address and new value are bound to the store transaction when the processor initiates the store Scalar Processor 8/1/12 transaction.

DEFINITION OF TERM
77

A request by a processor to retrieve the value of the specified memory location. The address is bound to the load transaction when the processor initiates the

Scalar Processor 8/1/12

FLOATING- POINT UNIT

88

A processing unit that contains the floating-point registers and performs floating-point operations.

Scalar Processor

8/1/12

REGISTERS
99

includes two types of registers: general-purpose, or working data registers, and control/status registers

Working registers include:

Integer working registers (r registers) Floating-point working

Scalar Processor 8/1/12

Control/ Status Registers

10 10

Program Counter register (PC) Next Program Counter register (nPC) Trap Base Address register (TBA) Y register (Y) Processor Interrupt Level register (PIL) Current Window Pointer register (CWP) Trap Type register (TT) Condition Codes Register (CCR) Address Space Identifier register (ASI) Trap Level register (TL) Trap Program Counter register (TPC)
8/1/12

Scalar Processor

11 11

CONTROL STATUS REGISTERS

Other windows register (OTHERWIN) Clean windows register (CLEANWIN) Window State register (WSTATE) Version register (VER) Implementation-dependent Ancillary State Registers (ASRs) Implementation-dependent IU Deferred-Trap Queue (impl. dep. #16) Floating-Point State Register (FSR) floating-Point Registers State register8/1/12 (FPRS) Scalar Processor

12 12

THE USE OF A LARGE REGISTER FILE

The register file is physically small, on the same chip as the ALU and control unit, and employs much shorter addresses than addresses for cache and memory. Thus, a strategy is needed that will allow the most frequently accessed operands to beProcessor kept in registers and to Scalar 8/1/12 minimize registermemory

13 13

Scalar Processor

8/1/12