Professional Documents
Culture Documents
Software Design For Low Power
Software Design For Low Power
2
Gokul B S
Sources of SPD
Memory system takes 1/10t to 1/4th fraction of the power
budget.
More sensitive DSP power applications such as
video processing.
System buses with large switching activity.
Data paths in ALUs and FPUs.
Control logic and clock distribution.
Program’s energy dissipation is proportional to
the number of execution cycles of the program.
Gokul B 3
S
Software Power Estimation
Lower level approach - Use gate level simulation
and power estimation tools.
Higher level approach – Estimate power based
on frequency of execution of instruction sequence.
Gate level Power Estimation
> Most accurate method available assuming detailed gate
level description is available.
> Too slow for low power optimization, but more important
in evaluating the power dissipation behavior of a
processor design.
Gokul B 4
S
Software Power Estimation contd...
Gokul B 5
S
Software Power Estimation contd...
Gokul B 6
S
Software Power Optimizations
A prerequisite to optimizing a program for low power
must always be to design an algorithm that maps well to
available hardware and is efficient for the problem at hand
in terms of both time and storage complexity.
Algorithm Computations to match Computational
Resources
In parallel processor applications, a typical problem is to
structure software in a way that maximizes the available
parallelism.
Gokul B 7
S
Algorithm Computations to match Computational Resources
Gokul B 8
S
If only one adder is available, then Figure 8.1 is a sensible approach. Parallelizing the summation would only force us to use additional registers to store intermediate
sums.
Gokul B 9
S
One
Adder
Gokul B S 10
Algorithm Computations to match Computational Resources
Gokul B 11
S
Two Adders
Gokul B 12
S
Algorithm Computations to match Computational Resources
Gokul B 13
S
Minimizing Memory Access Costs
Gokul B 14
S
Minimizing Memory Access Costs
Gokul B 15
S
Minimizing Memory Access Costs
Gokul B 16
S
Minimizing Memory Access Costs
Gokul B 17
S
Instruction Selection and Ordering
Similar to gate input reordering
Gokul B 18
S
Reference
1. Low-Power CMOS VLSI Circuit Design,
Kaushik Roy and Sharat C Prasad, Wiley Student Edition,
2009
2. http://uploading.com/files/get/39f8aa41/
Gokul B 19
S
THANK
YOU
Gokul B 20
S