You are on page 1of 19

DIGITAL LOGIC DESIGN (DLD)

Lecturer: Engr. Ali Iqbal


CHAPTER 4: Combinational Logic
 INTRODUCTION
 ANALYSIS PROCEDURE
 DESIGN PROCEDURE
 BINARY ADDER-SUBTRACTOR
 BINARY ADDER
 BINARY SUBTRACTOR
 FOUR BIT ADDER SUBTRACTOR
 DECIMAL ADDER
 BCD ADDER
 DECODERS
 ENCODERS
 PRIORITY ENCODER
 MULTIPLEXERS
0 / 45
DECODERS

• A decoder is a combinational circuit that converts binary


information from n input lines to a maximum of 2n unique output
lines.
• The decoders presented here are called n-to- m-line decoders, where m
≤ 2n

D.R.V.L.B Thambawita Combinational Logic


DECODERS

D.R.V.L.B Thambawita Combinational Logic


DECODERS

Truth Table of a Three-to-Eight-Line Decoder

D.R.V.L.B Thambawita Combinational Logic


DECODERS

Two-to-four-line decoder with enable input

D.R.V.L.B Thambawita Combinational Logic


DECODERS
4 x 16 decoder constructed with two 3 x 8 decoders

D.R.V.L.B Thambawita Combinational Logic


DECODERS
Combinational Logic Implementation
From the truth table of the full adder , we obtain the functions
for the combinational circuit in sum-of-minterms form:
S (x , y , z ) = Σ(1, 2, 4, 7)
C (x , y , z ) = Σ(3, 5, 6, 7)

D.R.V.L.B Thambawita Combinational Logic


DECODERS

Combinational Logic Implementation: Implementation of a full


adder with a decoder

D.R.V.L.B Thambawita Combinational Logic


ENCODERS

• An encoder is a digital circuit that performs the inverse


operation of a decoder.
• An encoder has 2n (or fewer) input lines and n output lines.
• The encoder defined in below has the limitation that only one input
can be active at any given time.

D.R.V.L.B Thambawita Combinational Logic


ENCODERS
Truth Table of an Octal-to-Binary Encoder

D.R.V.L.B Thambawita Combinational Logic


Priority Encoder

Truth Table of a Priority Encoder

D.R.V.L.B Thambawita Combinational Logic


Priority Encoder

Maps for a priority encoder

D.R.V.L.B Thambawita Combinational Logic


Priority Encoder

D.R.V.L.B Thambawita Combinational Logic


MULTIPLEXERS

A multiplexer is a combinational circuit that selects binary


information from one of many input lines and directs it to a single
output line. The selection of a particular input line is controlled by
a set of selection lines.
Two-to-one-line multiplexer

D.R.V.L.B Thambawita Combinational Logic


MULTIPLEXERS
Four-to-one-line multiplexer

D.R.V.L.B Thambawita Combinational Logic


Homework
 Mano
● Chapter 4 ♦ 4-2
♦ 4-8
♦ 4-10
♦ 4-13
♦ 4-14
♦ 4-18

23 / 28
Questions are
Healthy for
Learning

You might also like