IEEE GlobConPT 2022

2022 IEEE GLOBAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES

100% FINANCIAL SPONSORED BY IEEE INDUSTRY APPLICATIONS SOCIETY USA

SEPTEMBER 23-25, 2022

A New Symmetrical Multilevel Inverter with Reduced Components Using

Carrier Based PWM Technique
Paper ID 355
Session ID TD2

10/24/2023
IEEE GlobConPT 2022
 IEEE GlobConPT 2022 10/24/2023

2 Abstract

A wide attention from academia and industry have been received for Multilevel Inverters
(MLIs) as they offer high power capacity with lower harmonics and less switching losses.
Usage of large number of switches in the conventional configuration causes a limitation
which leads to the development of new topology with less switch count. This paper
presents a development of Reduced Switch Single Source (RSSS) MLI which is capable of
producing all voltage levels. The analysis of RSSS MLI is done using 15- level MLI which
consists of very less number of components as compared with conventional topologies,
thereby ensuring the reducing size, minimum switching loss and installation cost. The
harmonic contents of output voltage is obtained and compared using carrier-based PWM
technique. MATLAB/Simulink environment is used to validate the results.
 IEEE GlobConPT 2022 10/24/2023

3 Multilevel Inverter
• The multi-level inverter has been introduced since 1975 [3-4]. A multilevel inverter is a
power electronic device that is capable of providing desired alternating voltage level at the
output using multiple lower-level DC voltages as an input.
• MLI’s are liked because of its many implementations in environmentally friendly power
provenance, for example, solar [6], fuel cells, wind energy, small micro grid networks [7]
and biomass. Modern utilizations of MLIs incorporate Electric Vehicle (EVs), ship
propulsion drive, rolling factories, paper industry just as metal framing [8-14].
• Small voltage step brings about causing the MLIs to withstand better voltage, less
harmonics, high electromagnetic capacity, decreased switching loss and better power
quality [15-21].
 IEEE IAS GUCON 2021 10/24/2023

4 Need for the Research

• Research in last several years has been heavily focused on finding ways to make
MLI smaller as well as cheaper. MLI's complexity reduces with [12], [13]
 Number of switches
 Number of DC voltage Source
 Driving circuits
 Total stress
 Total Standing Voltage (TSV)
 IEEE IAS GUCON 2021 10/24/2023

5 Proposed Work
• Level Generation Unit (LGU) and Polarity Generation
Unit (PGU) are the two circuits that make up planned
Reducing Switch Single Source (RSSS) MLI. Fig . 1
illustrates the RSSS MLI's generalized structure.
• With a combination of DC voltage sources including
power switches , LGU component can handle variety
of voltage levels. H-bridge circuits i.e. PGU have two
purposes: regulating polarity of various output voltage
levels and creating zero voltage states.
• The switches in the LGU unit are represented by
where are unidirectional and are bidirectional switch. Fig. 1. Generalized Structure
 IEEE IAS GUCON 2021 10/24/2023

6 • Also, voltage source are represented as . The four unidirectional switches in the
PGU unit are which are fixed for any voltage level of MLI.
• Relationship amongst , and dependent upon number of levels have been deliberated in
(1) - (4),
(1)
(2)
(3)
(4)
 IEEE IAS GUCON 2021 10/24/2023

7 15-Level RSSS Multilevel Inverter

Table 1. Switching Sequence of RSSS MLI
State
1 0 0 0 0 0 0/1 1/0 0/1 1/0 0
2 1 0 0 0 0 1 0 1 0 +1
3 1 0 0 0 0 0 1 0 1 -1
4 0 1 0 0 0 1 0 1 0 +2
5 0 1 0 0 0 0 1 0 1 -2
6 0 0 1 0 0 1 0 1 0 +3
7 0 0 1 0 0 0 1 0 1 -3

0 0 0 0 1 1 1 0 0 +n
0 0 0 0 1 0 0 1 1 -n

Fig. 2. 15-level RSSS MLI

 IEEE IAS GUCON 2021 10/24/2023

8 Comparison with Previous Topologies

Table 2. Comparison of RSSS MLI Topology with Different Developed MLI Topologies
MLI Topology TSV
CHB MLI [4] 0
MLI1 [17] 0
MLI2 [12]
MLI3 [18]
MLI4 [19] 0
MLI5 [20] 0

MLI6 [21] 0
MLI7 [22] 0

Proposed RSSS 0
MLI
 IEEE IAS GUCON 2021 10/24/2023

Fig. 3. Comparison between DC voltage sources and number of levels Fig. 4. Comparison between switches and number of levels

Fig. 5. Comparison between diodes and number of levels Fig. 6 Comparison between TSV and number of levels
 IEEE IAS GUCON 2021 10/24/2023

10 Multicarrier Based PWM

Advantages of using PWM are
• PWM's output voltage regulation is simpler than other methods and does not
need any extra components.
• It is possible to reduce or remove lower-order harmonics in this way.
• Filtering needs are reduced due to elimination of lower order harmonics.
• It uses small amount of power.
 IEEE IAS GUCON 2021 10/24/2023

11

Fig. 7. Phase Disposition Fig. 8. Phase Opposition Disposition

Fig. 9. Alternate Phase Opposition Disposition

 IEEE IAS GUCON 2021 10/24/2023

12 Simulation Results

• The 15-level proposed RSSS MLI simulation parameters considered for RL load of
R = 10 Ω and L = 2 mH. Seven DC voltage source are symmetrically connected with
a value of .
• The analysis of 15-level MLI has been done using all three carrier based PWM
technique i.e. PD, POD and APOD to check the harmonic content present in the
output voltage.
• The output voltage and respective THD in each technique is calculated and shown
in the Fig. 10 to Fig. 15.
 IEEE IAS GUCON 2021 10/24/2023

13 PD Technique

Fig. 10. Output voltage obtained using PD technique

Fig. 11. THD analysis of output voltage using PD technique

 IEEE IAS GUCON 2021 10/24/2023

14 POD Technique

Fig. 12. Output voltage obtained using POD technique

Fig. 13. THD analysis of output voltage using POD technique

 IEEE IAS GUCON 2021 10/24/2023

15 APOD Technique

Fig. 14. Output voltage obtained using APOD technique

Fig. 15. THD analysis of output voltage using APOD technique

 IEEE IAS GUCON 2021 10/24/2023

16 Conclusion
• The planned 15-level MLI requires only 11 switches with seven DC
voltage source to generate all 15-level of voltage output.
• To control output voltage level, all three types of PWM that is PD, POD
and APOD are applied and tested on 15-level RSSS MLI. THD analysis is
done in all three techniques.
• Among them, PD technique have minimum value of THD that is 9.10 %
at modulation index of 0.9.
• The suggested RSSS MLI topology uses fewer switches, gate driver
circuits, and takes up less space than standard MLI topologies, which
lowers cost and improves effectiveness.
 IEEE IAS GUCON 2021 10/24/2023

17 References
[1] J. Rodríguez, J. S. Lai, and F. Z. Peng, “Multilevel inverters: A survey of topologies, controls, and applications,” IEEE Trans. Ind. Electron.,
vol. 49, no. 4, pp. 724–738, 2002.
[2] H. B. Chandwani and M. K. Matnani, “A review of modulation techniques for hybrid multilevel inverter,” Proc. 2012 1st Int. Conf. Emerg.
Technol. Trends Electron. Commun. Networking, ET2ECN 2012, 2012.
[3] H. R. Massrur, T. Niknam, M. Mardaneh, and A. H. Rajaei, “Harmonic Elimination in Multilevel Inverters under Unbalanced Voltages
and Switching Deviation Using a New Stochastic Strategy,” IEEE Trans. Ind. Informatics, vol. 12, no. 2, pp. 716–725, 2016.
[4] M. Najjar, A. Moeini, M. K. Bakhshizadeh, F. Blaabjerg, and S. Farhangi, “Optimal Selective Harmonic Mitigation Technique on Variable
DC Link Cascaded H-Bridge Converter to Meet Power Quality Standards,” IEEE J. Emerg. Sel. Top. Power Electron., vol. 4, no. 3, pp. 1107–
1116, 2016.
[5] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, “The age of multilevel converters arrives,” IEEE Ind.
Electron. Mag., vol. 2, no. 2, pp. 28–39, 2008.
[6] G. M. Martins, J. A. Pomilio, S. Buso, and G. Spiazzi, “Three-phase low-frequency commutation inverter for renewable energy systems,”
IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1522–1528, 2006.
[7] S.Malathy, “Performance Analysis of Multi-Carrier Pwm Based Cascaded Multilevel Inverter,” G. J. P&A Sc Tech, no. December, pp. 32–
40, 2012.
[8] O. L. Jimenez, R. A. Vargas, J. Aguayo, J. E. Arau, G. Vela, and A. Claudio, “THD in cascade multilevel inverter symmetric and
asymmetric,” Proc. - 2011 IEEE Electron. Robot. Automot. Mech. Conf. CERMA 2011, pp. 289–295, 2011.
[9] A. K. Koshti, A. R. Thorat, P. C. Tejasvi, and L. Bhattar, “Multilevel inverter with reduced number of switches,” Proc. IEEE Int. Conf.
Circuit, Power Comput. Technol. ICCPCT 2017, no. 1, pp. 1–5, 2017.
 IEEE IAS GUCON 2021 10/24/2023

18 [10] T. V. V. S. Lakshmi, N. George, S. Umashankar, and D. P. Kothari, “Cascaded seven level inverter with reduced number of
switches using level shifting PWM technique,” Proc. 2013 Int. Conf. Power, Energy Control. ICPEC 2013, pp. 676–680, 2013.
[11] E. Babaei, S. Laali, and S. Alilu, “Cascaded multilevel inverter with series connection of novel H-bridge basic units,” IEEE
Trans. Ind. Electron., vol. 61, no. 12, pp. 6664–6671, 2014.
[12] E. Babaei and S. S. Gowgani, “Hybrid multilevel inverter using switched capacitor units,” IEEE Trans. Ind. Electron., vol. 61,
no. 9, pp. 4614–4621, 2014.
[13] K. K. Gupta and S. Jain, “A novel multilevel inverter based on switched dc sources,” IEEE Trans. Ind. Electron., vol. 61, no. 7,
pp. 3269–3278, 2014.
[14] R. Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, “Novel topologies for symmetric, asymmetric, and cascade
switched-diode multilevel converter with minimum number of power electronic components,” IEEE Trans. Ind. Electron., vol. 61,
no. 10, pp. 5300–5310, 2014.
[15] A. Mokhberdoran and A. Ajami, “Symmetric and asymmetric design and implementation of new cascaded multilevel inverter
topology,” IEEE Trans. Power Electron., vol. 29, no. 12, pp. 6712–6724, 2014.
[16] C. Buccella, C. Cecati, M. G. Cimoroni, G. Kulothungan, A. Edpuganti, and A. K. Rathore, “A selective harmonic elimination
method for five-level converters for distributed generation,” IEEE J. Emerg. Sel. Top. Power Electron., vol. 5, no. 2, pp. 775–783, 2017.
[17] S. Edwin Jose and S. Titus, “A stipulation based sources insertion multilevel inverter (SBSIMLI) for waning the component
count and separate DC sources,” J. Electr. Eng. Technol., vol. 12, no. 4, pp. 1519–1528, 2017.
[18] K. P. Panda, S. S. Lee, and G. Panda, “Reduced Switch Cascaded Multilevel Inverter with New Selective Harmonic
Elimination Control for Standalone Renewable Energy System,” IEEE Trans. Ind. Appl., vol. 55, no. 6, pp. 7561–7574, 2019.
 IEEE IAS GUCON 2021 10/24/2023

19 [19] C. J. K. Raushan Ravi, Mahato Bidyut, “Comprehensive analysis of a novel three‐phase multilevel inverter with
minimum,” IET Power Electron., vol. 9, no. 8, pp. 1600–1607, 2016.
[20] E. Samadaei, A. Sheikholeslami, S. A. Gholamian, and J. Adabi, “A Square T-Type (ST-Type) Module for Asymmetrical
Multilevel Inverters,” IEEE Trans. Power Electron., vol. 33, no. 2, pp. 987–996, 2018.
[21] Y. H. Liao and C. M. Lai, “Newly-constructed simplified single-phase multistring multilevel inverter topology for
distributed energy resources,” IEEE Trans. Power Electron., vol. 26, no. 9, pp. 2386–2392, 2011.
[22] M. Jayabalan, B. Jeevarathinam, and T. Sandirasegarane, “Reduced switch count pulse width modulated multilevel
inverter,” IET Power Electron., vol. 10, no. 1, pp. 10–17, 2017.
[23] B. P. McGrath and D. G. Holmes, “Multicarrier PWM strategies for multilevel inverters,” IEEE Trans. Ind. Electron., vol.
49, no. 4, pp. 858–867, 2002.
[24] R. Naderi and A. Rahmati, “Phase-shifted carrier PWM technique for general cascaded inverters,” IEEE Trans. Power
Electron., vol. 23, no. 3, pp. 1257–1269, 2008.
[25] S. Singh, A. Agnihotri, S. Bind, and S. Kumar, “Performance Analysis of A New Carrier Rotation Method for Cascaded
H-bridge Multilevel Inverter,” Proc. 2020 IEEE 1st Int. Conf. Smart Technol. Power, Energy Control. STPEC 2020, no. 1, pp. 1–6,
2020.
[26] I. Ahmed, V. B. Borghate, A. Matsa, P. M. Meshram, H. M. Suryawanshi, and M. A. Chaudhari, “Simplified Space Vector
Modulation Techniques for Multilevel Inverters,” IEEE Trans. Power Electron., vol. 31, no. 12, pp. 8483–8499, 2016.
 IEEE IAS GUCON 2021 10/24/2023

20 [27] A. Delavari, I. Kamwa, and A. Zabihinejad, “A comparative study of different multilevel converter topologies for Battery
Energy Storage application,” Can. Conf. Electr. Comput. Eng., no. Pedstc, pp. 16–18, 2017.
[28] B. Urmila and D. Subbarayudu, “Multilevel Inverters : A Comparative Study of Pulse Width Modulation Techniques,” Int. J.
Sci. Eng. Res., vol. 1, no. 3, pp. 3–7, 2010.
[29] G. Sridhar, P. S. Kumar, and M. Sushama, “Phase Disposition PWM Technique for Eleven Level Cascaded Multilevel Inverter
with Reduced Number of Carriers,” TELKOMNIKA Indones. J. Electr. Eng., vol. 15, no. 1, pp. 49–56, 2015.
[30] C. R. Balamurugan, S. P. Natarajan, R. Bensraj, and B. Shanthi, “A review on modulation strategies of multi level inverter,”
Indones. J. Electr. Eng. Comput. Sci., vol. 3, no. 3, pp. 681–705, 2016.
[31] V. S. K. Devi and S. G. Srivani, “Modified phase shifted PWM for cascaded H bridge multilevel inverter,” Proc. 3rd IEEE Int.
Conf. Adv. Electr. Electron. Information, Commun. Bio-Informatics, AEEICB 2017, pp. 89–94, 2017.
[32] N. L. H. Bang, N. V. Nho, N. K. T. Tam, and N. M. Dung, “A phase shifted PWM technique for common-mode voltage
reduction in five level H-bridge cascaded inverter,” Proc. 2014 Int. Conf. Util. Exhib. Green Energy Sustain. Dev. ICUE 2014, no.
March, pp. 19–21, 2014
 IEEE IAS GUCON 2021 10/24/2023

21

Thank You