Efficient Time Interleaving Pipeline Processing with Higher Carrier

Frequency and Wider Bandwidth for Fronthaul Delta Sigma Transmission

Systems
 OUTLINE
_
 Introduction

 Time interleaving pipeline architecture

 Hardware cosimulation

 Steps of MATLAB simulation

 FPGA speed relaxation methodology

 Conclusion

2
 INTRODUCTION
_
 Delta sigma modulators:
• DSMs play important role in achieving wider signal bandwidth and higher carrier
frequency in 5G signals

 Onset of 5G technology:
• field of fiber optics communication evolving
• demand for higher carrier frequencies and wider signal bandwidths Higher
• set of challenges in analog to digital conversion frequencies
 5G signal requirements:
• optimized efficiency lead focused research of novel techniques and architectures
• among them integration of more efficient time interleaving pipeline processing
architectures
• develops as promising approach
FPGA Wider
 Efficient time interleaving: speed bandwidths
• technique meets demands of wider signal bandwidths and higher carrier frequencies
• presents opportunity to address constraints on speed specified by FPGA implementations

 Foundation for comprehensive investigation:

• lay foundation for comprehensive investigation with objective of enhancing both speed and
efficiency Figure 1: Key Challenges.
• advanced DSM design
• 5G signal characteristics
• FPGA processing
3
 TIME INTERLEAVING PIPELINE ARCHITECTURE
_
 Time interleaving:
• technique that involves processing multiple data streams in
parallel
• in context of DSMs, efficient time interleaving pipeline
architecture allows for simultaneous processing of multiple
samples
• effectively increases throughput

 Investigation and design:

• pipeline architectures for parallelism
• distribute workload across different stages of conversion
process

 MATLAB:
• use MATLAB to model and analyze performance of various
time interleaving schemes
• consider factors
• signal bandwidth
• carrier frequency
• FPGA constraints
• can be valuable in simulating and optimizing these
Figure 2: Lth order DSMs with distributed feedback and feedforward
architectures
paths. (a) Conventional DSM and (b) M channel TI DSM

[1] Lee, K. S. and Maloberti, F. (2004) ‘Time interleaved sigma delta modulator using output prediction scheme’, IEEE Transactions on Circuits and Systems II:
4 Express Briefs, 51(10), pp. 537–541. doi:10.1109/tcsii.2004.836033.
 CONCLUSION _ _ _ _ _
_ _

 As we progress through challenges of 5G signal processing,

investigation into enhanced DSMs demonstrate step forward

 By integrating innovative time interleaving pipeline architectures and

using MATLAB, our objective is to redefine possibilities of DSM
design

 Contribute to achieving of efficient and high performance systems

that meet demands of 5G

8
 Questions
?

9
 REFERENCES _ _ _ _ _
_ _
[1] Lee, K.-S. and Maloberti, F. (2004) ‘Time-interleaved sigma–delta modulator using output prediction scheme’, IEEE Transactions on
Circuits and Systems II: Express Briefs, 51(10), pp. 537–541. doi:10.1109/tcsii.2004.836033.

[2] Liu, Y., Furth, P. and Tang, W. (2015) ‘Hardware-efficient Delta sigma-based digital signal processing circuits for the internet-of-
things’, Journal of Low Power Electronics and Applications, 5(4), pp. 234–256. doi:10.3390/jlpea5040234.

10