Lecture 4: LTSPICE

CSCI 5330 Digital CMOS VLSI Design

Instructor: Saraju P. Mohanty, Ph. D.
NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages, and other sources for academic purpose only. The instructor does not claim any originality.
CSCE 5730: Digital CMOS VLSI Design 1

USEFUL LINKS
LTPSICE software available at: http://www.linear.com/designtools/software/switc hercad.jsp 50nm model file available at: http://www.cmosedu.com/cmos1/book.htm More model files available at: http://www.eas.asu.edu/~ptm/

CSCE 5730: Digital CMOS VLSI Design

CMOS Inverter

CSCE 5730: Digital CMOS VLSI Design

Construct an Inverter using LTSPICE

Discussion at Nano-CMOS: 50nm technology. PMOS: 20/1 (L = 50nm/ W = 1m) NMOS: 10/1 (L = 50nm/ W = 500nm) VDD: Supply voltage (Vdc = 1V). Vin: changes depending upon analysis: DC analysis: DC voltage (1V). Transient analysis: Pulsed voltage (vpulse). Wire to connect components. Model file (cmosedu_models.txt).
CSCE 5730: Digital CMOS VLSI Design 4

What does a model file look like ?

CSCE 5730: Digital CMOS VLSI Design

Placing and connecting components

CSCE 5730: Digital CMOS VLSI Design

Where to get components from ?

Run simulation

CSCE 5730: Digital CMOS VLSI Design

How to assign W/L ?

CSCE 5730: Digital CMOS VLSI Design

Interpreting a pulsed waveform

CSCE 5730: Digital CMOS VLSI Design

How to assign Vin ?

CSCE 5730: Digital CMOS VLSI Design

10

DC Analysis

CSCE 5730: Digital CMOS VLSI Design

11

View netlist

CSCE 5730: Digital CMOS VLSI Design

12

Transient (time) Analysis

CSCE 5730: Digital CMOS VLSI Design

13

Creating a symbol for Inverter

Schematic files saved as *.asc

Symbol files saved as *.asy

CSCE 5730: Digital CMOS VLSI Design

14

Simulation using symbol: workspace much cleaner!

CSCE 5730: Digital CMOS VLSI Design

15

One more example: NAND gate

CSCE 5730: Digital CMOS VLSI Design

16