NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

D D D D D

Timing From Microseconds to Hours Astable or Monostable Operation Adjustable Duty Cycle TTL-Compatible Output Can Sink or Source up to 200 mA Designed To Be Interchangeable With Signetics NE555, SA555, and SE555

NE555 . . . D, P, PS, OR PW PACKAGE SA555 . . . D OR P PACKAGE SE555 . . . D, JG, OR P PACKAGE (TOP VIEW)

GND TRIG OUT RESET

1 2 3 4

8 7 6 5

VCC DISCH THRES CONT

description
These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor.
SE555 . . . FK PACKAGE (TOP VIEW)

9 10 11 12 13 The threshold and trigger levels normally are two-thirds and one-third, respectively, of VCC. These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and NC No internal connection the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset and the output goes low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.

NC TRIG NC OUT NC

4 5 6 7 8

3 2 1 20 19 18 17 16 15 14

NC GND NC VCC NC NC DISCH NC THRES NC

PACKAGE CERAMIC DIP (JG) SE555JG PLASTIC DIP (P) NE555P SA555P SE555P

The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of 5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs. The NE555 is characterized for operation from 0C to 70C. The SA555 is characterized for operation from 40C to 85C. The SE555 is characterized for operation over the full military range of 55C to 125C.
AVAILABLE OPTIONS PLASTIC THIN SHRINK SMALL OUTLINE (PW) NE555PW

TA

VTHRES MAX VCC = 15 V 11.2 V 11.2 V 10.6 V

SMALL OUTLINE (D, PS) NE555D NE555PS SA555D SE555D

CHIP CARRIER (FK)

0C to 70C 40C to 85C 55C to 125C

SE555FK

The D package is available taped and reeled. Add the suffix R to the device type (e.g., NE555DR). The PS and PW packages are only available taped and reeled.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2002, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NC RESET NC CONT NC

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

FUNCTION TABLE RESET Low High High High TRIGGER VOLTAGE Irrelevant <1/3 VDD >1/3 VDD >1/3 VDD THRESHOLD VOLTAGE Irrelevant Irrelevant >2/3 VDD <2/3 VDD OUTPUT Low High Low DISCHARGE SWITCH On Off On

As previously established

Voltage levels shown are nominal.

functional block diagram

VCC 8 CONT 5 RESET 4

6 THRES

R1 R S 1

OUT

2 TRIG

7 1 GND Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: RESET can override TRIG, which can override THRES.

DISCH

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 V Input voltage (CONT, RESET, THRES, and TRIG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VCC Output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225 mA Continuous total dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table Package thermal impedance, JA (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97C/W P package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85C/W PS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95C/W PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149C/W Case temperature for 60 seconds: FK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, PS, or PW package . . . . . . . . 260C Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package . . . . . . . . . . . . . . . . . . . . 300C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65C to 150C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values are with respect to GND. 2. The package thermal impedance is calculated in accordance with JESD 51-7. DISSIPATION RATING TABLE PACKAGE FK JG (SE555) TA 25C POWER RATING 1375 mW 1050 mW DERATING FACTOR ABOVE TA = 25C 11.0 mW/C 8.4 mW/C TA = 70C POWER RATING 880 mW 672 mW TA = 85C POWER RATING 715 mW 546 mW TA = 125C POWER RATING 275 mW 210 mW

recommended operating conditions

MIN VCC VI IO TA Supply voltage Input voltage (CONT, RESET, THRES, and TRIG) Output current NE555 Operating free-air temperature SA555 SE555 0 40 55 SA555, NE555 SE555 4.5 4.5 MAX 16 18 VCC 200 70 85 125 C UNIT V V mA

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

electrical characteristics, VCC = 5 V to 15 V, TA = 25C (unless otherwise noted)

PARAMETER VCC = 15 V VCC = 5 V TEST CONDITIONS MIN THRES voltage level THRES current (see Note 3) VCC = 15 V TRIG voltage level VCC = 5 V TRIG current RESET voltage level RESET current DISCH switch off-state current VCC = 15 V CONT voltage (open circuit) VCC = 5 V VCC = 15 V, , IOL = 10 mA VCC = 15 V, , IOL = 50 mA VCC = 15 V, , IOL = 100 mA VCC = 15 V, VCC = 5 V, IOL = 3.5 mA VCC = 5 V, , IOL = 5 mA VCC = 5 V, VCC = 15 V, , IOH = 100 mA High-level output voltage VCC = 15 V, VCC = 5 V, , IOH = 100 mA Output low, , No load Supply current Output high, g No load 9.6 TA = 55C to 125C TA = 55C to 125C TA = 55C to 125C 0.4 TA = 55C to 125C 2 TA = 55C to 125C IOL = 200 mA TA = 55C to 125C 0.1 TA = 55C to 125C IOL = 8 mA 13 TA = 55C to 125C IOH = 200 mA TA = 55C to 125C VCC = 15 V VCC = 5 V VCC = 15 V 12 12.5 3 2 10 3 9 12 5 10 10 3 9 15 6 13 mA 3.3 2.75 12.5 3.3 V 0.15 13.3 2.5 0.35 0.2 0.8 0.25 12.75 0.15 13.3 0.4 0.1 0.35 9.6 2.9 2.9 0.1 3.3 TRIG at 0 V 0.3 TA = 55C to 125C RESET at VCC RESET at 0 V 4.8 TA = 55C to 125C TA = 55C to 125C 0.5 0.7 0.1 0.4 20 10 3 1.45 1.67 9.4 2.7 SE555 TYP 10 3.3 30 5 MAX 10.6 4 250 5.2 6 1.9 1.9 0.9 1 1.1 0.4 1 100 10.4 10.4 3.8 3.8 0.15 0.2 0.5 1 2.2 2.7 2.5 2 2.5 V 0.4 0.75 0.1 0.25 2.6 3.3 4 9 0.1 0.4 20 10 0.4 1.5 100 11 V 0.3 0.5 0.7 2 1 A V mA nA 1.1 1.67 2.2 4.5 MIN 8.8 2.4 NE555 SA555 TYP 10 3.3 30 5 MAX 11.2 4.2 250 5.6 V V nA UNIT

Low-level out output ut voltage

VCC = 5 V 2 4 2 5 NOTE 3: This parameter influences the maximum value of the timing resistors RA and RB in the circuit of Figure 12. For example, when VCC = 5 V, the maximum value is R = RA + RB 3.4 M, and for VCC = 15 V, the maximum value is 10 M.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

operating characteristics, VCC = 5 V and 15 V

PARAMETER Each timer, monostable Each timer, astable Each timer, monostable Each timer, astable Each timer, monostable Each timer, astable TEST CONDITIONS TA = 25C TA = MIN to MAX TA = 25C CL = 15 pF, TA = 25C CL = 15 pF, TA = 25C SE555 MIN TYP 0.5% 1.5% 30 90 0.05 0.15 100 100 200* 200* 0.2* 100* MAX 1.5%* MIN NE555 SA555 TYP 1% 2.25% 50 150 0.1 0.3 100 100 300 300 0.5 ppm/C %/V ns ns MAX 3% UNIT

Initial error of timing interval Temperature coefficient of timing interval Supply-voltage y g sensitivity y of timing interval Output-pulse rise time Output-pulse fall time

* On products compliant to MIL-PRF-38535, this parameter is not production tested. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run. Values specified are for a device in a monostable circuit similar to Figure 9, with the following component values: RA = 2 k to 100 k, C = 0.1 F. Values specified are for a device in an astable circuit similar to Figure 12, with the following component values: RA = 1 k to 100 k, C = 0.1 F.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

TYPICAL CHARACTERISTICS
LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT
10 7 VOL Low-Level Output Voltage V 4 2 1 0.7 0.4 0.2 0.1 0.07 0.04 0.02 0.01 1 2 4 7 10 20 40 70 100 1 2 4 7 10 20 40 70 100 IOL Low-Level Output Current mA IOL Low-Level Output Current mA

10 7 VOL Low-Level Output Voltage V 4 2 1 0.7 0.4 0.2 0.1 0.07 0.04 0.02 0.01

VCC = 5 V TA = 55C TA = 25C

TA = 125C

VCC = 10 V TA = 25C TA= 55C TA = 125C

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT

Figure 1
LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT

Figure 2
DROP BETWEEN SUPPLY VOLTAGE AND OUTPUT vs HIGH-LEVEL OUTPUT CURRENT
2.0 1.8 ( VCC VOH) Voltage Drop V TA = 55C 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0

10 7 VOL Low-Level Output Voltage V 4 2 1 0.7 0.4 0.2 0.1 0.07 0.04 0.02 0.01

VCC = 15 V TA = 125C

TA = 25C

TA = 55C TA = 25C TA = 125C

VCC = 5 V to 15 V 1 2 4 7 10 20 40 70 100 IOH High-Level Output Current mA

10

20

40

70 100

IOL Low-Level Output Current mA

Figure 3

Figure 4

Data for temperatures below 0C and above 70C are applicable for SE555 circuits only.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

TYPICAL CHARACTERISTICS
SUPPLY CURRENT vs SUPPLY VOLTAGE
Output Low, No Load TA = 25C Pulse Duration Relative to Value at VCC = 10 V 10 9 8 I CC Supply Current mA 7 6 5 4 3 2 1 0 5 6 7 8 9 10 11 12 13 14 15 VCC Supply Voltage V TA = 55C TA = 125C 1.015

NORMALIZED OUTPUT PULSE DURATION (MONOSTABLE OPERATION) vs SUPPLY VOLTAGE

1.010

1.005

0.995

0.990

0.985 0 5 10 15 20 VCC Supply Voltage V

Figure 5
NORMALIZED OUTPUT PULSE DURATION (MONOSTABLE OPERATION) vs FREE-AIR TEMPERATURE
1.015 Pulse Duration Relative to Value at TA = 25 C VCC = 10 V 1.010 tpd Propagation Delay Time ns 250 300

Figure 6
PROPAGATION DELAY TIME vs LOWEST VOLTAGE LEVEL OF TRIGGER PULSE
TA = 125C TA = 70C TA = 25C

1.005

200

150 TA = 0C 100 TA = 55C 50

0.995

0.990

0.985 75

0 50 25 0 25 50 75 100 125 0 TA Free-Air Temperature C

0.1 VCC 0.2 VCC 0.3 VCC 0.4 VCC Lowest Voltage Level of Trigger Pulse

Figure 7

Figure 8

Data for temperatures below 0C and above 70C are applicable for SE555 series circuits only.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

APPLICATION INFORMATION monostable operation

For monostable operation, any of these timers can be connected as shown in Figure 9. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the flip-flop (Q goes low), drives the output high, and turns off Q1. Capacitor C then is charged through RA until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the flip-flop (Q goes high), drives the output low, and discharges C through Q1.

VCC (5 V to 15 V)

RA = 9.1 k CL = 0.01 F RL = 1 k See Figure 9

RA

8 VCC RL

4 7 6 2

CONT RESET DISCH

OUT THRES TRIG GND 1

Output

Voltage 2 V/div

Input Voltage

Output Voltage

Input

Pin numbers shown are for the D, JG, P, PS, and PW packages.

Capacitor Voltage Time 0.1 ms/div

Figure 9. Circuit for Monostable Operation Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high at the end of the timing interval. Because of the threshold level and saturation voltage of Q1, the output pulse duration is approximately tw = 1.1RAC. Figure 11 is a plot of the time constant for various values of RA and C. The threshold levels and charge rates both are directly proportional to the supply voltage, VCC. The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval. Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to VCC.

Figure 10. Typical Monostable Waveforms

10 RA = 10 M 1 tw Output Pulse Duration s RA = 1 M

101

102

103

RA = 100 k RA = 10 k RA = 1 k

104

105 0.001

0.01

0.1

10

100

C Capacitance F

Figure 11. Output Pulse Duration vs Capacitance

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

APPLICATION INFORMATION astable operation

As shown in Figure 12, adding a second resistor, RB, to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C charges through RA and RB and then discharges through RB only. Therefore, the duty cycle is controlled by the values of RA and RB. This astable connection results in capacitor C charging and discharging between the threshold-voltage level (0.67 VCC) and the trigger-voltage level (0.33 VCC). As in the monostable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage.
VCC (5 V to 15 V) 0.01 F 8 VCC Voltage 1 V/div Open (see Note A) 5

W W W
RA = 5 k RB = 3 k C = 0.15 F RL = 1 k See Figure 12

RA

4 7 6 2

CONT

RESET DISCH OUT THRES TRIG GND 1 3

RL

RB

Output

tH tL Output Voltage

Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: Decoupling CONT voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications.

Capacitor Voltage Time 0.5 ms/div

Figure 12. Circuit for Astable Operation

Figure 13. Typical Astable Waveforms

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

APPLICATION INFORMATION astable operation (continued)

Figure 13 shows typical waveforms generated during astable operation. The output high-level duration tH and low-level duration tL can be calculated as follows:

f Free-Running Frequency Hz

+ 0.693 (RA ) RB) C H t + 0.693 (R C L B)

t Other useful relationships are shown below.

100 k

RA + 2 R B = 1 k RA + 2 RB = 10 k RA + 2 RB = 100 k

10 k

+ tH ) tL + 0.693 (RA ) 2RB) C 1.44 frequency [ (R ) 2R ) C

period A B Output driver duty cycle R L B + t t) + t R ) 2R H L A B Output waveform duty cycle t R H B 1 t t R 2R H L A B R t B L Low- t o-high ratio t R R H A B

1k

100

10

+ ) + +

RA + 2 R B = 1 M

RA + 2 RB = 10 M 0.1 0.001 0.01 0.1

10

100

C Capacitance F

Figure 14. Free-Running Frequency

10

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

APPLICATION INFORMATION missing-pulse detector

The circuit shown in Figure 15 can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is retriggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure 16.
VCC (5 V to 15 V)

Input 2

4 RESET TRIG

8 VCC OUT

RL 3

Voltage 2 V/div

Output C

RA

VCC = 5 V RA = 1 k C = 0.1 F See Figure 15 Input Voltage

DISCH 5 0.01 F CONT GND 1

THRES

Output Voltage Capacitor Voltage Time 0.1 ms/div

A5T3644

Pin numbers shown are shown for the D, JG, P, PS, and PW packages.

Figure 15. Circuit for Missing-Pulse Detector

Figure 16. Completed-Timing Waveforms for Missing-Pulse Detector

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

11

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

APPLICATION INFORMATION frequency divider

By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequency divider. Figure 17 shows a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle.

VCC = 5 V RA = 1250 C = 0.02 F See Figure 9

Voltage 2 V/div

Input Voltage

Output Voltage

Capacitor Voltage Time 0.1 ms/div

Figure 17. Divide-by-Three Circuit Waveforms

pulse-width modulation
The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 18 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 19 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is illustrated, any wave shape could be used.

12

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

APPLICATION INFORMATION
VCC (5 V to 15 V)

4 RESET Clock Input 2 TRIG

8 VCC OUT 3

RL

RA

DISCH Modulation Input (see Note A) 5 CONT GND 1

Voltage 2 V/div

Output

THRES

6 C

Modulation Input Voltage Clock Input Voltage Capacitor Voltage

RA = 3 k C = 0.02 F RL = 1 k See Figure 18

Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Output Voltage Time 0.5 ms/div

Figure 18. Circuit for Pulse-Width Modulation

Figure 19. Pulse-Width-Modulation Waveforms

pulse-position modulation
As shown in Figure 20, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure 21 shows a triangular-wave modulation signal for such a circuit; however, any wave shape could be used.
VCC (5 V to 15 V)

4 RESET 2 TRIG

8 VCC OUT

RL 3

RA Output Voltage 2 V/div

DISCH Modulation Input 5 (see Note A) CONT GND THRES

7 6 RB

RA = 3 k RB = 500 RL = 1 k See Figure 20 Modulation Input Voltage Output Voltage

C Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Capacitor Voltage Time 0.1 ms/div

Figure 20. Circuit for Pulse-Position Modulation

Figure 21. Pulse-Position-Modulation Waveforms

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

13

NE555, SA555, SE555 PRECISION TIMERS

SLFS022C SEPTEMBER 1973 REVISED FEBRUARY 2002

APPLICATION INFORMATION sequential timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 22 shows a sequencer circuit with possible applications in many systems, and Figure 23 shows the output waveforms.
VCC

4 RESET 2 S 5 CONT TRIG

8 VCC OUT DISCH

RA 33 k 3 7 6 0.01 F 0.001 F 5 2

4 RESET TRIG

8 VCC OUT

RB 3

33 k 2 0.001 F 5

4 RESET TRIG

8 VCC OUT DISCH

RC 3 7 6

DISCH 7 CONT THRES GND 1 CB 6

0.01 F

THRES GND 1

CONT

THRES GND 1

CA

0.01 F

CC

CB = 4.7 F RB = 100 k Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: S closes momentarily at t = 0.

CA = 10 F RA = 100 k

Output A

Output B

CC = 14.7 F RC = 100 k

Output C

Figure 22. Sequential Timer Circuit

See Figure 22 Output A tw A Voltage 5 V/div

Output B

twA = 1.1 RACA tw B twB = 1.1 RBCB

Output C

tw C twC = 1.1 RCCC

t=0 t Time 1 s/div

Figure 23. Sequential Timer Waveforms

14

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TIs standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding thirdparty products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright 2002, Texas Instruments Incorporated

This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.