Reg. No.

Question Paper Code:

E3060

B.E./B.Tech. DEGREE EXAMINATION, APRIL/MAY 2010. Third Semester

Computer Science and Engineering

CS2202 DIGIAL PRINCIPLES AND SYSTEMS DESIGN (Common to Information Technology) (Regulation 2008) Time: Three hours Answer ALL Questions

PART A (10 2 = 20 Marks) 1. 2. Convert the (153.513 )10 to Octal.

(a) (b) 3. 4. 5. 6. 7.

( x + y )( x + y ) xy + x z + yz .

Distinguish between the combinational and sequential logic circuits. What do you mean by HDL? What is Multiplexer? Define Encoder. Differentiate Flip-Flop from Latches. Draw the excitation table and state diagram for JK and SR Flip-Flop.

21
8. 9. 10.

What is Race Conditions? What happens when a Hazard happens in a logic circuit?

Simplify the following Boolean functions to a minimum number of literals

21

4
Maximum: 100 Marks

21

PART B (5 16 = 80 Marks) 11. (a) (i) Simplify the following Boolean function F together with dont-care condition d, and then express the simplified function in sum of minterms
F (w, x, y, z ) = (1, 3, 7, 11, 15 ) + d (0, 2, 5 )

(ii)

Implement the following Boolean function with NAND gates.

F ( x, y, z ) = (1, 2, 3, 4, 5, 7 )
Or

(b)

Determine the prime-implicants of the Boolean function by using the tabulation method.
F (w, x , y, z ) = (1,4,6,7,8,9,10,11,15)

12.

(a)

(b)

(i) (ii)

Design a Full Adder circuit with necessary diagram.

21
Or Or
2

Design a combinational logic diagram for BCD to Excess-3 code converter. (16)

Write the HDL description of the circuit specified by the following Boolean function. (6)

13.

(a)

(i) (ii)

Design a 3 to 8-line decoder with necessary diagram. Implement the given Boolean function using 4 1 multiplexer.
F ( x , y, z ) = (1, 2, 6, 7 )

x = AB + C y = C

21

(b)

We have found a minimum sum of products expression for each of two function, F and G, minimizing them individually (no sharing)
F = WY + XY Z

G = WX Y + X Y + W Y Z .

(i)

Implement them with a ROM. Implement them in the PLA using no more than four terms.

(ii)

21
(10) (6)

(16)

(10)

(8)

(8)

(8) (8)

E 3060

14.

(a)

0, 1, 2, 4, 5, 6 Or (b)

What is the aim of state reduction? Reduce the given state diagram and prove that the both state diagrams are equal. (16)

(b)

With necessary example and diagram explain the concept of reduction of state and flow tables. (16)

21
3

21
Or

15.

(a)

With suitable example and diagram explain the hazards in combinational and sequential logic circuits. (16)

4
E 3060

21

Design a synchronous sequential circuit using JK flip-flop to generate the following sequence and repeat. (16)