Introduction

First we start with DC Characteristics.

Lecture-9@IIIT-Allahabad

Introduction (contd.)
The DC response is Ultra Low Frequency response of the Circuit.

Lecture-9@IIIT-Allahabad

Actual Inverter Characteristics

General Model of inverter

Lecture-9@IIIT-Allahabad

Noise Immunity and Noise Margins

Output signal is transmitted through interconnect to next inverter. Interconnects are prone to noise. Suppose output of 1st inverter is perturbed, and its level is higher than VIL than it can not be correctly predicted at output of 2nd inverter. Thus VIL is max allowable input voltage which is low enough to ensure 1 output. Similarly VIH is minimum allowable input voltage which is high enough to ensure 0 output.
Lecture-9@IIIT-Allahabad

Noise Immunity and Noise Margins

Noise tolerance also called Noise Margins and denoted by NM. Two noise margins will be defined : for low signal level as NML and high signal level as NMH as

Justification for VIL and VIH

' Vout f (Vin ); Vout f (Vin Vnoise )

' out

dVout f (vin ) Vnoise dVin

Lecture-9@IIIT-Allahabad

Critical Parameters for Inverter design

There are five critical voltage points determine DC Characteristics and Noise margins :

VIL. VIH. VOL. VOH. VTH.

In addition to these power and area are two issues which play significant role in design.
Lecture-9@IIIT-Allahabad

RESISTIVE-LOAD INVERTER

Lecture-9@IIIT-Allahabad

Region of operation:

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

Select the positive value between

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

The equation has two unknown parameters: Thus to find value we need two Equations. Eliminate VIH and put the in IL = ID equation

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

Lecture-9@IIIT-Allahabad

Next Topic

MOS Inverter : CMOS inverter

Lecture-9@IIIT-Allahabad