Professional Documents
Culture Documents
Short Channel Effects
Short Channel Effects
Institute of
Microelectronic
Systems
Overview.
Short Channel
Devices.
Velocity Saturation
Effect.
Threshold Voltage
Variations.
Hot Carrier Effects.
Process Variations.
Institute of
Microelectronic
Systems
Gate Oxyde
Gate
Source
n+
Polysilicon
Field-Oxyde
Drain
(SiO2)
n+
L<1
p+ stopper
p-substrate
Bulk Contact
Institute of
Microelectronic
Systems
VGS
VDS
G
n+
V(x)
n+
+
L
(1)
ID
p-substrate
(2)
Institute of
Microelectronic
Systems
vn = n ( x ) = n
dV
dx
(3)
(4)
I D = n COX
W
L
VDS
(
)
V
V
V
T
DS
GS
(5)
2
vn (m/s)
vsat=105
constant
velocity
constant mobility
(slope=)
E (V/m)
Ec=1.5
Institute of
Microelectronic
Systems
for C
1 + C
v = vsat
(6)
for C
I D = (VDS ) n COX
W
L
VDS
(
)
V
V
V
T
DS
GS
(7)
with:
(VDS ) =
1 + (VDS C L )
(10)
(8)
VDSAT
W
VGT VDSAT
L
2
VGS=VDD
Short-channel device
VDSAT
VDS
VGS-VT
VDSAT = L C =
L sat
(11)
Under these conditions the equation for the current in the linear
region remains unchanged from the long channel model. The
value for IDSAT is found by substituting eq. (11) in (5).
Institute of
Microelectronic
Systems
10
I DSAT = n COX
W
L
VDSAT
(VGS VT )VDSAT
(12)
Institute of
Microelectronic
Systems
11
I-V characteristics of long- and shortchannel MOS transistors both with W/L=1.5
Institute of
Microelectronic
Systems
12
Institute of
Microelectronic
Systems
13
VT = VT 0 +
2 F + VSB 2 F
(11)
Eq. (11) states that the threshold Voltage is only a function of the
technology and applied body bias VSB
For short channel devices this model becomes inaccurate and
threshold voltage becomes function of L, W and VDS.
Institute of
Microelectronic
Systems
14
VT
VT
Long-channel threshold
VDS
L
Threshold as a function of
the length (for low VDS)
3: Short Channel Effects
15
Institute of
Microelectronic
Systems
16
Institute of
Microelectronic
Systems
17
Process Variations.
Devices parameters vary between runs and even on
the same die!
Variations in the process parameters , such as impurity concentration densities, oxide thicknesses, and diffusion depths. These are caused by nonuniform conditions during the deposition and/or the diffusion of the
impurities. This introduces variations in the sheet resistances and transistor parameters such as the threshold voltage.
Variations in the dimensions of the devices, mainly resulting from the
limited resolution of the photolithographic process. This causes ( W/L)
variations in MOS transistors and mismatches in the emitter areas of
bipolar devices.
Institute of
Microelectronic
Systems
18
2.10
2.10
Delay (nsec)
Delay (nsec)
1.90
1.90
1.70
1.70
1.50
1.10 1.20 1.30 1.40 1.50 1.60
1.50
0.90
0.80
0.70
0.60 0.50
VTp (V)
19
NMOS
PMOS
VTO (V)
0.43
-0.4
(V0.5)
0.4
-0.4
VDSAT (V)
0.63
-1
Institute of
Microelectronic
Systems
K (A/V2)
115 10-6
-30 10-6
(V-1)
0.06
-0.1
20