Scribd Logo
Upload

Welcome to Scribd!

  • Nguyen Masters Report07

    Uploaded by

    PhiPhi
    9 views1 page
    This document discusses the architecture and operation of SRAM circuits. It begins by describing the basic 6T SRAM cell architecture and how read and write operations work. It then covers SRAM cell stability theory, defining static noise margin (SNM) and deriving an analytical SNM expression for a 6T cell. Finally, it addresses key SRAM design challenges like variability in the bit-cell and the need for read and write assist circuits.

    Original Description:

    P

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document discusses the architecture and operation of SRAM circuits. It begins by describing the basic 6T SRAM cell architecture and how read and write operations work. It then covers SRAM cell stability theory, defining static noise margin (SNM) and deriving an analytical SNM expression for a 6T cell. Finally, it addresses key SRAM design challenges like variability in the bit-cell and the need for read and write assist circuits.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    9 views1 page

    Nguyen Masters Report07

    Uploaded by

    PhiPhi
    This document discusses the architecture and operation of SRAM circuits. It begins by describing the basic 6T SRAM cell architecture and how read and write operations work. It then covers SRAM cell stability theory, defining static noise margin (SNM) and deriving an analytical SNM expression for a 6T cell. Finally, it addresses key SRAM design challenges like variability in the bit-cell and the need for read and write assist circuits.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    Table of Contents

    List of Tables .......................................................................................ix


    List of Figures ...................................................................................... x

    I.
    II.

    INTRODUCTION

    SRAM CIRCUIT ARCHITECTURE

    2.1 SRAM Cell Architecture .....

    2.1.1

    SRAM ARRAY ARCHITECTURE AND BLOCK STRUCTURE ....... 3

    2.1.2

    SIX-TRANSISTOR (6T) CMOS SRAM CELL .4

    2.2 SRAM Cell Operation . 5

    III.

    2.2.1

    READ OPERATION ...5

    2.2.2

    WRITE OPERATION 8

    SRAM CELL STABILITY THEORY AND DESIGN


    CHALLENGES

    11

    3.1 SRAM Cell Stability Theory .. 11


    3.1.1

    SNM DEFINITION ... 11

    3.1.2

    ANALYTICAL SNM EXPRESSION FOR A 6T SRAM CELL 13

    3.2 SRAM Design Challenges . 15


    3.2.1

    VARIABILITY IN THE SRAM BIT-CELL ... 16

    3.2.2

    READ ASSIST CIRCUITS ... 17

    3.2.3

    WRITE ASSIST CIRCUITS . 22


    vii

    You might also like