Professional Documents
Culture Documents
SI - No. Experiment Name No.: List of Experiments
SI - No. Experiment Name No.: List of Experiments
1. Resistor 10kΩ 5
2. Op-amp IC741 1
3. Dual RPS (0-30)v 1
4. AFO - 2
5. CRO - 1
6. Bread board - 1
7. Connecting wires -
DESIGN:
Adder:
Inverting Adder:
Vo= -(Rf/R1)V1-(Rf/R2)V2-(Rf/R3)V3
Take A = 1
Rf = R1
Choose Rf = 10kΩ, R1=10kΩ
Non-Inverting Adder:
Vo= (1+ Rf/R1)V1 +(1+ Rf/R2)V2+(1+ Rf/R3)V3
Take A = 2
Rf = R1
Choose Rf = 10kΩ, R1=10kΩ
Comparator:
Vo= +Vsat if V2>V1
Vo= -Vsat if V1>V2
PROCEDURE:
Adder:
1. Connections are made as per the circuit diagram.
2. Apply the input voltage v1, v2, v3using RPS, the output is noted.
3. This is repeated for different values of v1, v2, v3.
4. The results are tabulated.
Comparator:
1. Connections are made as per the circuit diagram.
R2 R4
1k 1k
R1 R3
4
4
2 1 2 1
- OS1 - OS1
V-
V-
1k U1 6 1k U2 6
OUT OUT
3 5 3 5
+ OS2 + OS2
7
7
uA741 CRO AFO uA741 CRO
V+
V+
AFO
0 0
ADDER COMPARATOR
R 1
1k
V1 R 3
1k U 1 R 5 U 2
7
Vin 3 5
4
+ O S2
V+
V2 R 2 2
- O S1
1
1k V0
V-
6
1k
6 V0 R 6 uA741O U T
V3 uA741O U T 2 1
- O S1
1k
R 4 3
+ O S2
5 Vref 1k
4
V-
7
V+
RESULT:
Thus the non-inverting, inverting, adder and comparator circuits are designed and constructed
using op-amp and their outputs are obtained.
AIM:
To construct and test the integrator and differentiator circuit. Draw the waveforms
APPARATUS REQUIRED:
DESIGN:
Integrator:
Vo= -(1/R1*Cf) *∫Vin dt
Differentiator:
Vo= -R1Cf * dv/dt
PROCEDURE:
Integrator:
1. Connections are made as per the circuit diagram.
2. Apply the square or sine input signal at high frequency using AFO.
3. Note the corresponding output waveforms and plot the graph.
Differentiator:
1. Connections are made as per the circuit diagram.
2. Apply the square or sine input signal at low frequency using AFO.
3. Note the corresponding output waveforms and plot the graph.
INTEGRATOR DIFFERENTIATOR
R3
1k
C2 C3
1n 1n
R1 C 1 uA741 R2 C 4 uA741
4
4
2 1 2 1
- OS1 - OS1
V-
V-
1k 1n 1k 1n
6 6
OUT OUT
3 5 3 5
+ OS2 + OS2
7
7
U3 U4
CRO AFO CRO
V+
V+
AFO
RESULT:
Thus the integrator and differentiator circuits are constructed and tested. The wave forms
are drawn.
DESIGN:
Astable multivibrator:
For 50% duty cycle:
Tc= 0.69(Ra+Rb)*C
Td= 0.69Rb* C
T = Tc+Td
T = 0.69(Ra+2Rb)*C
f = 1/T = 1.45/(Ra+2Rb)*C
% Duty cycle D = Td/T*100
D = Ra/(Ra+2Rb)*C
Monostable Multivibrator:
Tp = 1.1 RC
For Tp = 0.1ms
Choose C= 0.01μF
To Find R
R =Tp/1.1C=10KΩ
PROCEDURE:
Astable multivibrator:
1. Connections are made as per the circuit diagram.
2. The output waveforms are viewed through CRO.
3. The voltage across the capacitor and that at the output terminal is measured
and the waveforms are drawn.
Monostable multivibrator:
1. Connections are made as per the circuit diagram.
2. A low frequency trigger pulse is applied.
3. The output waveforms are viewed through CRO.
4. The voltage across the capacitor and that at the output terminal is measured
and the waveforms are drawn.
v cc
R 1
1k 8 4
7
R 2 3 o/p
1k
555
6
2
1 5
C 1
1n C 2
1n
MONOSTABLE MULTIVIBRATOR:
vcc
R2
1k 8 4
7
3 o/p
6 555
C3 D1
I/P
2
1n DIODE 1 5
C1
R3 1n C2
1k 1n
5. CHARACTERISTICS OF PLL
AIM:
To design a PLL circuit and determine the lock in range and capture range.
APPARATUS REQUIRED:
1. Resistor 6.8kΩ 1
2. Capacitor 1nF,1μF 2,1
3. PLL IC IC565 1
4. Dual RPS ±15v 1
5. AFO - 1
6. Bread board - 1
7. Connecting wires
R1
6.8k C2
C1 1nF
0.001uF
10 8
INPUT 2 7
IC 565 OUTPUT
3 4
1 9 5
C3
0.01uF
-VCC
RESULT:
Thus the characteristics of PLL are studied and the capture range& lock in range are
determined.
1. Resistor 2,10,4.7 kΩ 1
PROCEDURE:
1. Connections are made as per the circuit diagram.
2. Set the input signal at 1volt square wave at 500 Hz.
3. Vary the VCO frequency by adjusting the 20kΩ potentiometer till the PLL is
locked. Measure the output frequency. It should be 5 times the input frequency.
4. Repeat the steps 2, 3 for different input frequency.
R 1
20k C 2
C 1 1nF
0 .0 0 1 u F
10 8
INPUT 2 7
OUTPUT
4
IC 565 +VCC
3 5 R 2
1k R 3
11
1 9 5 1 1k
2 3 6 7 10
1 Q 1
2N 2222A
C 3
0 .0 1 u F
-VCC
RESULT:
Thus the frequency multiplier is constructed using PLL and checked for various
frequencies