Professional Documents
Culture Documents
Next-Generation Wireless Network Bandwidth and Capacity Enabled by Heterogeneous and Distributed Networks
freescale.com
Preface
The increased use of smartphones and other mobile devices utilizing Internet applications, video calls and email is driving an unprecedented increase in worldwide wireless network traffic. From a network operators perspective, the key factors in driving wireless network topologies are their ability to meet demand for bandwidth, user capacities, users quality of service (QoS) and network costs. As the world moved from 2G to 3G and now to the 4G LTE standard and LTE-Advanced in the future, demand for bandwidth capacity is increasing exponentially. According to Cisco, in 2015 global mobile data traffic will increase 26-fold between 2010 and 2015. Mobile data traffic will grow at a compound annual growth rate (CAGR) of 92 percent from 2010 to 2015, reaching 6.3 exabytes per month by 2015. (Source: Cisco Visual Networking Index Global IP Traffic Forecast, 20102015). Achieving the required capacities, QoS and lower costs is contingent upon multiple factors such as proximity of the users relative to the base station or the transceivers, the number of users in a cell, data throughputs and patterns, core network capabilities, base station costs and operating costs. Traditional macro sites are installed on rooftops or at designated cell sites that typically have the baseband units in a cabinet enclosure with the transceivers and RF power amplifiers while the antenna resides on a tower mast. The cabinet is then connected using a coaxial cable to the antenna on the antenna mast, which is the most common cell site approach for building mobile networks. Moving to LTE, this type of architecture is being transformed with the introduction of remote radio heads (RRH) connected to a base station cabinet via fiber optic cables that can reach beyond 10 km or small cellsboth methods bring the users closer to the base station. A distributed antenna system employs a macro or micro base station, the same as a traditional cellular site, but instead of the tall antenna mast, fiber-optic cables are used to distribute the base stations signals to a group of antennas placed remotely in outdoor or indoor locations where required. Subscribers are demanding faster data speeds, but due to limited coverage in dense urban areas and inside buildings, wireless networks built of only traditional macro base stations spaced 10 km or more, handling hundreds of users with high power amplifiers no longer will be sufficient. Instead, new types of overlay network deployments will be required for 4G data services and the types of base stations at the forefront of these new deployments will be the small base stations called enterprise femtocells, picocells, metrocells and distributed antenna systems. These base stations typically handle single sectors covering a relatively small radius up to 5 km with fewer users and lower power amplifiers installed outdoors in metro areas such as building walls, street lampposts, poles, rooftops, campuses, enterprises, bus and train stations, as well as indoor deployments covering a radius of up to 500 m. Having these base stations installed and operated by mobile operators will ensure the right equipment form factor for the right situation to meet the evergrowing need for greater capacity. Wireless networks will evolve, however, the transition to 4G technology wont happen in one day. Keeping the base stations as compact as possible while having them on a single baseband card results in the need to support 3G and 4G users simultaneously and a single baseband processor is key to enable that support. Key to any base station design are the digital baseband processing elements that define its users capacity, data throughputs, scalability and impact on equipment and operational costs. A high degree of integration and sophistication is key, especially for compact base station design, as it is lowering the cost and power consumption of the digital processing elements while maintaining the high throughputs and capacities. This paper outlines the Freescale solutions that enable the creation of these new types of base stations.
freescale.com 2
20 MHz
Range
10 km Cell Radius
20 km
freescale.com 3
DigitalBaseband Processing Elements in LTE eNodeB (eNB) Base Station (eNB) Base Station Digital Baseband Processing Elements in LTE eNodeB
eNB Inter Cell RRM RB Control Connection Mobility Cont. Radio Admission Control eNB Measurement Conguration and Provision Dynamic Resource Allocation (Scheduler) RRC PDCP RLC MAC PHY E-UTRAN S1 MME NAS Security Idle State Mobility Handling EPS Bearer Control S-GW Mobililty Anchoring P-GW UE IP Address Allocation Packet Filtering EPC Internet
freescale.com 4
L2 and L3 Layers
The charts below depict the different functions in building L2 and L3 layers in an LTE base station. These typically are implemented by the GPP. The three sub-layers are medium access control (MAC), radio link control (RLC) and packet data convergence protocol (PDCP).
Downlink and Uplink Chains LTE Base in LTE Downlink and UplinkinChains Stations Base Stations
SAE Bearers ROHC PDCP Security Security Radio Bearers RLC Segm. ARQ Segm. ARQ Logical Channels Scheduling/Priority Handling MAC Multiplexing UE1 HARQ Transport Channels Multiplexing UEn HARQ MAC Segm. ARQ Segm. ARQ RLC BCCH BCCH Segm. ARQ Segm. ARQ Logical Channels Scheduling/Priority Handling Multiplexing Security Security ROHC ROHC ROHC PDCP Security Security Radio Bearers ROHC ROHC SAE Bearers
Downlink Chain
Uplink Chain
CRC Attach
Turbo Encoding
Rate Matching
IFFT
FFT
RateDematching, Transport CRC HARQ Block Check Combining, CRC Turbo Decoding
freescale.com 5
freescale.com 6
freescale.com 7
Data Rates MHz Carrier Bandwidth Data Rates for 20for 20 MHz Carrier
Category Peak Rate Mb/s DL UL 1 10 5
Bandwidth
2 50 25 3 100 50 4 150 50 5 300 75
Capability for Physical Functionalities RF Bandwidth Modulation DL UL 20 MHz QPSK, 16QAM, 64QAM QPSK, 16QAM Multi-Antenna 2 Rx Diversity 2 x 2 MIMO 4 x 4 MIMO Not Supported Not Supported Assumed in Performance Requirements Mandatory Mandatory QPSK, 16QAM, 64QAM
Source: 3GPP
Freescale has created a family of products that scales with LTE throughputs ranging from 100 to 300 Mb/s in the downlink and from 50 to 150 Mb/s in the uplink. By leveraging the high-performance programmable architectures, Freescale can offer a family of software-compatible devices that scale from femtocells to macrocells. The following sections describe Freescale solutions addressing the different types of base stations designs.
freescale.com 8
Ethernet DMA Security Engine V4.4 USB 2.0 IEEE 1588 1x GE SGMII 1x GE SGMII PCI Express CPRI
x2
x2
freescale.com 9
PSC9132 PHY PHY IEEE 1588 DDR3 DDR2 PCIe USB EEPROM JESD207/ ADI CPRI EEPROM 1000BaseT Debug 1000BaseT Back Haul DDR3
PSC9132 PHY PHY IEEE 1588 DDR3 DDR2 PCIe USB JESD207/ ADI CPRI 1000BaseT Debug 1000BaseT Back Haul
Ethernet DDR1
Antenna CPRI
RF IC
freescale.com 10
QorIQ Qonverge BSC9131 Processors QorIQ Qonverge BSC9130 and BSC9131 Processors
StarCore SC3850 DSP Core 32 KB L1 I-Cache 32 KB L1 D-Cache e500 Core Built on Power Architecture 32 KB I-Cache Coherency Module 32 KB D-Cache 256 KB L2 Cache 32-bit DDR3/3L Memory Controller MAPLE-B2F Baseband Accelerator LTE/UMTS/CDMA2K RF Interface (JESD207/ADI) and MaxPHY
512 KB L2 Cache
Multicore Fabric 4x eSPI 2x DUART 2x I2C GPIO USIM IFC eSDHC 2x PWM Clocks/Reset DMA Security Engine v4.4 USB 2.0 Ethernet IEEE 1588 1x GE 1x GE
freescale.com 11
MML09211H
MML09211H
sp2t
freescale.com 12
Shared 2 MB L2 Cache
Shared 2 MB L2 Cache Integrated Flash Controller Debug SEC QMan BMan PCIe DMA Watchpoint Cross-Trigger Performance Monitor Trace Buffer Aurora x2 Pre-Boot Loader Test-Port JTAG SAP USB 2.0 eSD/eMMC 2x SPI 2x DUART 4x I2C GPIO eOpenPIC Power Management Security Monitor Clocks/Reset Boot ROM 16x System Timers
CoreNet Coherency Fabric Frame Manager TCPE CRPE DL CRPE ULB CRPE ULF Parse, Classify, Distribute Buffer IEEE 1588 2.5/1GE 2.5/1GE 2.5/1GE 2.5/1GE x4 8-Lane 10 GHz SerDes
eTVPE
CPRI v4.2 x4
x4
freescale.com 13
2048 KB L2 Cache MAPLE-B3 Baseband Accelerator 2x EQPE2 2x DEPE 2x eTVPE2 8x eFTPE2 2x PUPE2 2x PDPE2 1x CRPE2 1x TCPE 3x CRCPE 8x CPRI Frame Manager Parse, Classify, Distribute IEEE 1588 support 10G/2.5G/1G 10G/2.5G/1G 2.5G/1G 2.5G/1G 2.5G/1G 2.5G/1G
Queue Mgr. Buffer Mgr. SEC 5.3 RapidIO Message Manager (RMan)
Security Monitor
DMA
DMA
Debug (Aurora)
USB
eSDHC
IFC
Core Complex (CPU, FVP, L1 and Cache) Accelerators and Memory Control
Networking Elements
freescale.com 14
MSC8157 DSP
1x GE CPRI 6 GHz SRIO
P4080 Processor
1x GE
CPRI 6 GHz
MSC8157 DSP
SRIO
CPRI
6 GHz
CPRI 6 GHz
MSC8157 DSP
eOpenPIC PreBoot Loader Security Monitor Internal BootROM Power Mgmt SD/MMC SPI 4x I2C 2x USB 2.0/ULPI Clocks/Reset GPIO CCSR Test Port/ SAP eLBC Security 4.0 Pattern Match Engine 2.0 Queue Mgr. Frame Manager Parse, Classify, Distribute Buffer 10 GE 1 GE 1 GE 1 GE 1 GE
Peripheral Access Management Unit Real-Time Debug 2x DMA Watchpoint Cross Trigger Perf. CoreNet Monitor Trace Aurora
Buffer Mgr.
PCIe
PCIe
PCIe
SRIO
SRIO
Core Complex (CPU, L2 and Frontside CoreNet Platform Cache) Accelerators and Memory Control Networking Elements
freescale.com 15
StarCore SC3850 DSP Core 32 KB L1 I-Cache 32 KB L1 D-Cache 3 MB Shared M3 Memory 64-bit DDR3 Memory Controller 1.33 GHz
eMSG SRIO
DMA SRIO
CPRI 4.1
PCIe x4
SGMII/ RGMII
SGMII/ RGMII
x4
x4
x6
freescale.com 16
MSC8157 DSP
Device features
6x SC3850 DSP cores subsystems each with: SC3850 core at up to 1.2 GHz 512 KB unified L2 cache/M2 memory 32 KB I-cache, 32 KB D-cache, write-back-buffer (WBB), write through buffer (WTB), memory management unit (MMU), programmable interrupt controller (PIC) Internal/external memories/caches 3 MB M3 shared memory (SRAM) DDR3 64-bit SDRAM interface at up to 1.333 GHz, with ECC Total 6 MB internal memory CLASSchip-level arbitration and switching fabric Non-blocking, fully pipelined and low latency MAPLE-B baseband acceleration platform Turbo/Viterbi decoder supporting LTE, LTE-Advanced, 802.16e and m, WCDMA chip rate and TD-SCDMA standards FFT/DFT accelerator Downlink accelerator for turbo encoding and rate matching MIMO acceleration support for MMSE, SIC, ML schemes and matrix inversions Chip rate despreading/spreading and descrambling/scrambling CRC insertion and check 10 SerDes lanes, high-speed interconnects Two 4x/2x/1x Serial RapidIO v2.0 at up to 5G, daisy-chain capable Six-lane CPRI v4.1 up to 6.144G, daisy-chain capable PCI-e v2.0 4x/2x/1x at 5 GB Two SGMII/RGMII Gigabit Ethernet ports DMA engine: 32 channels Other peripheral interfaces: SPI, UART, I2C, GPIOs, JTAG 1149.6
Uplink Chain
MSC8157 DSPPHY Downlink Chain Layer Mapping Pre-Coding and Resource Mapping
CRC attach
Turbo Encoding
Rate Matching
IFFT
Simple Software Implementation/ Low Core Load MSC8157 DSPPHY Uplink Chain MAC Layer
Freq. MIMO De-Modulation Offset IDFT De-Interleaving Descrambling CE-Interp. Equalizer Compensation Matrix Inversion Very Low Latency Floating Point/ Excellent BLER Very Flexible LTE-A Support (4x8)
RateDematching, Transport CRC HARQ Block Check Combining, CRC Turbo decoding
MAPLE-B
freescale.com 17
Layer 1
Layer 2/3
CPRI 6 GHz
MSC8157 DSP
SRIO
1x GE
P2040/P3041 Processor
1x GE
freescale.com 18
Application Software
RISC Core (Linux OS, RTP)
BSC9132
e500v2 Core RRM GTP-U OAM NBAP IKEv2
S1-AP, X2-AP PDCP ROHC FP eGTP-U UDP IP (IP sec) Infra Services Ethernet (Backhaul QoS) veTSEC SCTP SEC
DL, UL Scheduler
WCDMA MAC-(e)hs/e/i
Linux SMP, RT Patch, Core Afnity MAPLE Accelerators eFTPE eTVPE EQPE PUPE PDPE DEPE SC3850 LTE L1-L2 FAPI PHY Controller Sec 0 DL Control Ch. Infra Services
(Estimations, PUCCH, SRS, RACH)
SC3850 LTE L1-L2 FAPI PHY Controller Sec 1 DL Control Ch. Infra Services
(Estimations, PUCCH, SRS, RACH)
UL Processing
UL Processing
SDOS
SDOS
freescale.com 19
Summary
Major changes are happening in the radio access network including multimode and multistandard base stations, and small/compact base stations such as picocells, metrocells, microcells, femtocells and macrocells with more flexible and distributed antenna systems for 3G and 4G. The standards evolution and all the above create new commercial and technical challenges for OEMs and wireless operators. Shorter time to market and a broader, more complex range of development creates an urgent need for scalability and reuse in both hardware and software. With the wealth of products that meet different base station capacities, and by leveraging the high-performance processor and DSP cores together with baseband accelerators optimal for both LTE and WCDMA processing, designers can improve base stations spectral efficiency and costs. Freescale products address the key business needs of the OEMs and wireless operators by enhancing and optimizing to the future wireless network in multiple key areas of macrocells, microcells and small cells. To achieve these enhancements, Freescale uses an array of in-house core technology innovations in baseband processing that are all designed in flexible and software upgradeable manners. Moreover, easy software migration between cores, technologies and different wireless standards delivered with commercial layer 1 software stacks for the small cells, enable fast time to market and continuous optimization for throughputs, power and costs when moving from one generation to another. Freescale is using more advanced IP and process technologies as demand for higher performance increases and as the network evolves to smaller cells and distributed antenna systems that evolve with the ever-changing standards and services needs.
freescale.com 20
RF Portfolio Information:
freescale.com/RFpower
Email:
support@freescale.com
Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including typicals, must be validated for each customer application by customers technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.
Freescale, the Freescale logo, StarCore and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. QorIQ Qonverge is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. 2012 Freescale Semiconductor, Inc.