Professional Documents
Culture Documents
EM78P156N
8-BIT MICRO-CONTROLLER
Version 1.2
Content
07.29.2004 (V1.2)
1. GENERAL DESCRIPTION
EM78P156N is an 8-bit microprocessor designed and developed with low-power, high-speed CMOS technology.. It is equipped with 1K*13-bits Electrical One Time Programmable Read Only Memory (OTP-ROM). It provides three PROTECTION bits to prevent users code in the OTP memory from being intruded. 8 OPTION bits are also available to meet users requirements. With its OTP-ROM feature, the EM78P156N is able to offer a convenient way of developing and verifying users programs. Moreover, user can take advantage of EMC Writer to easily program his development code.
07.29.2004 (V1.2)
2. FEATURES
Operating voltage range : 2.5V~5.5V Operating temperature range: -40C~85C Operating frequency rang (base on 2 clocks ): * Crystal mode: DC~20MHz at 5V, DC~8MHz at 3V, DC~4MHz at 2.5V. * ERC mode: DC~4MHz at 5V, DC~4MHz at 3V, DC~4MHz at 2.5V. Low power consumption: * Less then 2 mA at 5V/4MHz * Typically 20 A at 3V/32KHz * Typically 1 A during sleep mode 1K 13 bits on chip ROM One security register to prevent intrusion of OTP memory codes One configuration register to accommodate users requirements 48 8 bits on chip registers (SRAM, general purpose register) 2 bi-directional I/O ports 5 level stacks for subroutine nesting 8-bit real time clock/counter (TCC) with selective signal sources, trigger edges, and overflow interrupt Two clocks per instruction cycle Power down (SLEEP) mode Three available interruptions * TCC overflow interrupt * Input-port status changed interrupt (wake up from sleep mode) * External interrupt Programmable free running watchdog timer 8 programmable pull-high pins 7 programmable pull-down pins 8 programmable open-drain pins 2 programmable R-option pins Package types: * 18 pin DIP 300mil * 18 pin SOP 300mil * 20 pin SSOP 209mil : EM78P156NP : EM78P156NM : EM78P156NAS
07.29.2004 (V1.2)
: EM78P156NKM
99.9% single instruction cycle commands The transient point of system frequency between HXT and LXT is around 400KHz
07.29.2004 (V1.2)
3. PIN ASSIGNMENTS
NC
1 2 3 EM78P156NAS 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
1 2 3 EM78P156NP EM78P156NM 4 5 6 7 8 9
18 17 16 15 14 13 12 11 10
P52 P53 TCC /RESET Vss Vss P60/INT P61 P62 P63
1 2 3 4 5 6 7 8 9 10 EM78P156NKM
20 19 18 17 16 15 14 13 12 11
P51 P50 OSCI OSCO VDD VDD P67 P66 P65 P64
Fig. 1 Pin Assignment Table 1 EM78P156NP and EM78P156NM Pin Description Symbol Pin No. VDD 14 OSCI OSCO TCC /RESET P50~P53 16 15 3 4 17,18, 1, 2 6~13 6 5 Type I I/O I I I/O Function * Power supply. * XTAL type: Crystal input terminal or external clock input pin. * ERC type: RC oscillator input pin. * XTAL type: Output terminal for crystal oscillator or external clock input pin. * RC type: Instruction clock output. * External clock signal input. * The real time clock/counter (with Schmitt trigger input pin), must be tied to VDD or VSS if not in use. * Input pin with Schmitt trigger. If this pin remains at logic low, the controller will also remain in reset condition. * P50~P53 are bi-directional I/O pins. * P50 and P51 can also be defined as the R-option pins. * P50~P52 can be pulled-down by software. * P60~P67 are bi-directional I/O pins. * These can be pulled-high or can be open-drain by software programming. * P60~P63 can also be pulled-down by software. * External interrupt pin triggered by falling edge. * Ground.
I/O I -
07.29.2004 (V1.2)
Table 2 EM78P156NAS Pin Description Symbol Pin No. VDD 15 OSCI OSCO TCC /RESET P50~P53 17 16 4 5 18, 19, 2, 3 7~14 7 6 Type I I/O I I I/O Function * Power supply. * XTAL type: Crystal input terminal or external clock input pin. * ERC type: RC oscillator input pin. * XTAL type: Output terminal for crystal oscillator or external clock input pin. * RC type: Instruction clock output. * External clock signal input. * The real time clock/counter (with Schmitt trigger input pin), must be tied to VDD or VSS if not in use. * Input pin with Schmitt trigger. If this pin remains at logic low, the controller will also remain in reset condition. * P50~P53 are bi-directional I/O pins. * P50 and P51 can also be defined as the R-option pins. * P50~P52 can be pulled-down by software. * P60~P67 are bi-directional I/O pins. * These can be pulled-high or can be open-drain by software programming. * P60~P63 can also be pulled-down by software. * External interrupt pin triggered by falling edge. * Ground.
I/O I -
Table 3 EM78P156NKM Pin Description Symbol Pin No. VDD 15,16 OSCI OSCO TCC /RESET P50~P53 18 17 3 4 19, 20, 1, 2 7~14 7 5, 6 Type I I/O I I I/O Function * Power supply. * XTAL type: Crystal input terminal or external clock input pin. * ERC type: RC oscillator input pin. * XTAL type: Output terminal for crystal oscillator or external clock input pin. * RC type: Instruction clock output. * External clock signal input. * The real time clock/counter (with Schmitt trigger input pin), must be tied to VDD or VSS if not in use. * Input pin with Schmitt trigger. If this pin remains at logic low, the controller will also remain in reset condition. * P50~P53 are bi-directional I/O pins. * P50 and P51 can also be defined as the R-option pins. * P50~P52 can be pulled-down by software. * P60~P67 are bi-directional I/O pins. * These can be pulled-high or can be open-drain by software programming. * P60~P63 can also be pulled-down by software. * External interrupt pin triggered by falling edge. * Ground.
I/O I -
07.29.2004 (V1.2)
4. FUNCTION DESCRIPTION
OSCO /RESET OSCI
WDT timer Oscillator/Timing
Control
TCC
/INT
Prescaler IOCA
ROM
R2
Stack
RAM
Interrupt Controller
Instruction Register
R3
ALU
R4
R1(TCC)
Instruction Decoder
ACC
IOC6 R6
I/O PORT 6
IOC5 R5
I/O PORT 5
PC (A9 ~ A0)
000H 008H
Stack Level 1 Stack Level 2 Stack Level 3 Stack Level 4 Stack Level 5
3FFH
07.29.2004 (V1.2)
Address
R PAGE registers
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 3F
R0 R1 R2 R3 R4 R5 R6
(IAR) (TCC) (PC) (Status) (RSR) (Port5) (Port6) Reserve Reserve Reserve Reserve Reserve Reserve Reserve Reserve IOCA IOCB IOCC IOCD IOCE IOCF IOC5 IOC6
Reserve CONT (Control Register) Reserve Reserve Reserve (I/O Port Control Register) (I/O Port Control Register) Reserve Reserve Reserve (Prescaler Control Register) (Pull-down Register) (Open-drain Control) (Pull-high Control Register) (WDT Control Register) (Interrupt Mask Register)
RF
(Interrupt Status)
General Registers
10
07.29.2004 (V1.2)
4. R3 (Status Register)
7 GP2 6 GP1 5 GP0 4 T 3 P 2 Z 1 DC 0 C
Bit 0 (C) Carry flag Bit 1 (DC) Auxiliary carry flag Bit 2 (Z) Zero flag. Set to "1" if the result of an arithmetic or logic operation is zero. Bit 3 (P) Power down bit. Set to 1 during power on or by a "WDTC" command and reset to 0 by a "SLEP" command. Bit 4 (T) Time-out bit. Set to 1 with the "SLEP" and "WDTC" commands, or during power up and reset to 0 by WDT time-out. Bit5 ~7 (GP0 ~ 2) General-purpose read/write bits.
6. R5 ~ R6 (Port 5 ~ Port 6)
R5 and R6 are I/O registers. Only the lower 4 bits of R5 are available.
1 means interrupt request, and 0 means no interrupt occurs. Bit 0 (TCIF) TCC overflow interrupt flag. Set when TCC overflows, reset by software. Bit 1 (ICIF) Port 6 input status change interrupt flag. Set when Port 6 input changes, reset by software. Bit 2 (EXIF) External interrupt flag. Set by falling edge on /INT pin, reset by software. Bits 3 ~ 7 Not used.
11
07.29.2004 (V1.2)
RF can be cleared by instruction but cannot be set. IOCF is the interrupt mask register. Note that the result of reading RF is the "logic AND" of RF and IOCF.
8. R10 ~ R3F
All of these are 8-bit general-purpose registers.
Bit 3 (PAB) Prescaler assignment bit. 0: TCC 1: WDT Bit 4 (TE) TCC signal edge 0: increment if the transition from low to high takes place on TCC pin 1: increment if the transition from high to low takes place on TCC pin Bit 5 (TS) TCC signal source 0: internal instruction cycle clock 1: transition on TCC pin Bit 6 (/INT) Interrupt enable flag 0: masked by DISI or hardware interrupt 1: enabled by ENI/RETI instructions Bit 7 Not used.
This specification is subject to change without prior notice. 12 07.29.2004 (V1.2)
Bit 0 (/PD0) Control bit is used to enable the pull-down of P50 pin. 0: Enable internal pull-down 1: Disable internal pull-down Bit 1 (/PD1) Control bit is used to enable the pull-down of P51 pin. Bit 2 (/PD2) Control bit is used to enable the pull-down of P52 pin. Bit 3 Not used.
Bit 4 (/PD4) Control bit is used to enable the pull-down of P60 pin. Bit 5 (/PD5) Control bit is used to enable the pull-down of P61 pin. Bit 6 (/PD6) Control bit is used to enable the pull-down of P62 pin. Bit 7 (/PD7) Control bit is used to enable the pull-down of P63 pin. IOCB Register is both readable and writable.
Bit 0 (OD0) Control bit is used to enable the open-drain of P60 pin. 0: Disable open-drain output 1: Enable open-drain output Bit 1 (OD1) Control bit is used to enable the open-drain of P61 pin. Bit 2 (OD2) Control bit is used to enable the open-drain of P62 pin. Bit 3 (OD3) Control bit is used to enable the open-drain of P63 pin. Bit 4 (OD4) Control bit is used to enable the open-drain of P64 pin.
This specification is subject to change without prior notice. 13 07.29.2004 (V1.2)
Bit 5 (OD5) Control bit is used to enable the open-drain of P65 pin. Bit 6 (OD6) Control bit is used to enable the open-drain of P66 pin. Bit 7 (OD7) Control bit is used to enable the open-drain of P67 pin. IOCC Register is both readable and writable.
Bit 0 (/PH0) Control bit is used to enable the pull-high of P60 pin. 0: Enable internal pull-high 1: Disable internal pull-high Bit 1 (/PH1) Control bit is used to enable the pull-high of P61 pin. Bit 2 (/PH2) Control bit is used to enable the pull-high of P62 pin. Bit 3 (/PH3) Control bit is used to enable the pull-high of P63 pin. Bit 4 (/PH4) Control bit is used to enable the pull-high of P64 pin. Bit 5 (/PH5) Control bit is used to enable the pull-high of P65 pin. Bit 6 (/PH6) Control bit is used to enable the pull-high of P66 pin. Bit 7 (/PH7) Control bit is used to enable the pull-high of P67 pin. IOCD Register is both readable and writable.
Bit 7 (WDTE) Control bit used to enable Watchdog timer. 0: Disable WDT. 1: Enable WDT. WDTE is both readable and writable. Bit 6 (EIS) Control bit is used to define the function of P60 (/INT) pin. 0: P60, bi-directional I/O pin. 1: /INT, external interrupt pin. In this case, the I/O control bit of P60 (bit 0 of IOC6) must be set to "1". When EIS is "0", the path of /INT is masked. When EIS is "1", the status of /INT pin can also be read by way of reading Port 6 (R6). Refer to Fig. 7(a). EIS is both readable and writable. Bit 4 (ROC) ROC is used for the R-option.
14
07.29.2004 (V1.2)
Setting the ROC to "1" will enable the status of R-option pins (P50P51) that are read by the controller. Clearing the ROC will disable the R-option function. If the R-option function is selected, user must connect the P51 pin or/and P50 pin to VSS with a 430K external resistor (Rex). If the Rex is connected/disconnected, the status of P50 (P51) is read as "0"/"1". Refer to Fig. 8. Bits 0~3,5 Not used.
Bit 0 (TCIE) TCIF interrupt enable bit. 0: disable TCIF interrupt 1: enable TCIF interrupt Bit 1 (ICIE) ICIF interrupt enable bit. 0: disable ICIF interrupt 1: enable ICIF interrupt Bit 2 (EXIE) EXIF interrupt enable bit. 0: disable EXIF interrupt 1: enable EXIF interrupt Bits 3~7 Not used. Individual interrupt is enabled by setting its associated control bit in the IOCF to "1". Global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. Refer to Fig. 10. IOCF register is both readable and writable.
15
07.29.2004 (V1.2)
CLK=Fosc/4 is used if CLK bit is "1". If TCC signal source comes from external clock input, TCC is increased by 1 at every falling edge or rising edge of TCC pin. The watchdog timer is a free running on-chip RC oscillator. The WDT will keep on running even when the oscillator driver has been turned off (i.e. in sleep mode). During normal operation or sleep mode, a WDT time-out (if enabled) will cause the device to reset. The WDT can be enabled or disabled any time during normal mode by software programming. Refer to WDTE bit of IOCE register. Without prescaler, the WDT time-out period is approximately 18 ms1 (default).
CLK(=Fosc/2 or Fosc/4)
0 1
Data Bus
M U X
TCC Pin
1
M U X
SYNC 2 cycles
TCC (R1)
TE
TS
0
PAB
8-bit Counter
WDT
1
M U X
M U X
IOCA
PAB
8-to-1 MUX
PAB
PSR0~PSR2
Initial value
MUX
PAB
WDT time-out
<Note>: Vdd = 5V, set up time period = 16.8ms 30% Vdd = 3V, set up time period = 18ms 30%
16
07.29.2004 (V1.2)
R-option function is used, it is recommended that P50~P51 are used as output pins. When R-option is in enable state, P50~P51 must be programmed as input pins. Under R-option mode, the current/power consumption by Rex should be taken into the consideration to promote energy conservation. The I/O registers and I/O control registers are both readable and writable. The I/O interface circuits for Port 5 and Port 6 are shown in the following Figures 6, 7(a), 7(b), and Figure 8.
PCRD
Q _ Q
P R C L
D CLK PC W R
PORT
Q _ Q
P R C L
D CLK PD W R
IO D
PDRD 0 1 M U X
Q _ Q
P R D C L K C L
PC W R
P 6 0 /I N T PO R T B it 6 o f I O C E
Q _ Q
0 1
P R D C L K C L
IO D PD W R
P R C L K C L
Q _ Q
M U X PD R D T 10
P R C L K C L
Q _ Q
IN T
NOTE: Pull-high (down) and Open-drain are not shown in the figure.
Fig. 7(a) The Circuit of I/O Port and I/O Control Register for P60 (/INT)
17
07.29.2004 (V1.2)
PCRD
Q _ Q
P R D CLK C L
PCWR
P61~P67 PORT
Q _ Q 0 1
P R D CLK C L
IOD PDWR
M U X TIN PDRD
P R CLK C L
Q _ Q
NOTE: Pull-high (down) and Open-drain are not shown in the figure.
Fig. 7(b) The Circuit of I/O Port and I/O Control Register for P61~P67
IOCE.1
P R
CLK
_ C Q L
T10 T11
P D R Q
CLK
_ C L Q
P Q R D
CLK
_ Q C L
T17
/SLEP
Fig. 7(c) Block Diagram of I/O Port 6 with Input Change Interrupt/Wake-up
18
07.29.2004 (V1.2)
Table 4 Usage of Port 6 Input Change Wake-up/Interrupt Function Usage of Port 6 input status changed Wake-up/Interrupt (I) Wake-up from Port 6 Input Status Change (a) Before SLEEP 1. Disable WDT1 (using very carefully) 2. Read I/O Port 6 (MOV R6,R6) 3. Execute "ENI" or "DISI" 4. Enable interrupt (Set IOCF.1) 5. Execute "SLEP" instruction (b) After Wake-up 1. IF "ENI" Interrupt vector (008H) 2. IF "DISI" Next instruction (II) Port 6 Input Status Change Interrupt 1. Read I/O Port 6 (MOV R6,R6) 2. Execute "ENI" 3. Enable interrupt (Set IOCF.1) 4. IF Port 6 change (interrupt) Interrupt vector (008H)
PCRD
VCC
ROC
Q Weakly Pull-up Q
P R C L
D CLK PCWR
PORT
P R C L
D PDWR
IOD
PDRD 0
Rex*
M U X
NOTE: Software disables WDT (watchdog timer) but hardware must be enabled before applying Port 6 Change Wake-Up function. (CODE Option Register and Bit 11 (ENWDTB-) set to 1).
19
07.29.2004 (V1.2)
NOTE: Vdd = 5V, set up time period = 16.8ms 30% Vdd = 3V, set up time period = 18ms 30%
20
07.29.2004 (V1.2)
vector following wake-up. If ENI is executed before SLEP, the instruction will begin to execute from the address 008H after wake-up. If DISI is executed before SLEP, the operation will restart from the succeeding instruction right next to SLEP after wake-up. Only one of Cases 2 and 3 can be enabled before entering the sleep mode. That is, [a] if Port 6 Input Status Change Interrupt is enabled before SLEP , WDT must be disabled. by software. However, the WDT bit in the option register remains enabled. Hence, the EM78P156N can be awakened only by Case 1 or 3. [b] if WDT is enabled before SLEP, Port 6 Input Status Change Interrupt must be disabled. Hence, the EM78P156N can be awakened only by Case 1 or 2. Refer to the section on Interrupt. If Port 6 Input Status Change Interrupt is used to wake-up the EM78P156N (Case [a] above), the following instructions must be executed before SLEP: MOV A, @xx000110b CONTW CLR R1 MOV A, @xxxx1110b CONTW WDTC MOV A, @0xxxxxxxb IOW RE MOV R6, R6 MOV A, @00000x1xb IOW RF ENI (or DISI) SLEP NOP One problem user should be aware of, is that after waking up from the sleep mode, WDT would enable automatically. The WDT operation (being enabled or disabled) should be handled appropriately by software after waking up from the sleep mode. ; Enable (or disable) global interrupt ; Sleep ; Read Port 6 ; Enable Port 6 input change interrupt ; Clear WDT and prescaler ; Disable WDT ; Clear TCC and prescaler ; Select WDT prescaler ; Select internal TCC clock
21
07.29.2004 (V1.2)
22
07.29.2004 (V1.2)
Address
Name
Reset Type /RESET and WDT Wake-Up from Pin Change Bit Name Power-On /RESET and WDT Wake-Up from Pin Change Bit Name Power-On /RESET and WDT Wake-Up from Pin Change Bit Name Power-On /RESET and WDT Wake-Up from Pin Change Bit Name Power-On /RESET and WDT Wake-Up from Pin Change Bit Name Power-On /RESET and WDT Wake-Up from Pin Change Bit Name Power-On /RESET and WDT Wake-Up from Pin Change Bit Name Power-On /RESET and WDT Wake-Up from Pin Change Bit Name Power-On /RESET and WDT Wake-Up from Pin Change
0x0F
RF(ISR)
0x0A
IOCA
0x0B
IOCB
0x0C
IOCC
0x0D
IOCD
0x0E
IOCE
0x0F
IOCF
0x10~0x2F R10~R2F
** To jump address 0x08, or to execute the instruction which is next to the SLEP instruction. X: Not used. U: Unknown or dont care. P: Previous value before reset. t: Check Table 4
23
07.29.2004 (V1.2)
1. A power-on condition, 2. A high-low-high pulse on /RESET pin, and 3. Watchdog timer time-out. The values of T and P, listed in Table 4 are used to check how the processor wakes up. Table 5 shows the events that may affect the status of T and P. Table 6 The Values of RST, T and P after RESET Reset Type Power on /RESET during Operating mode /RESET wake-up during SLEEP mode WDT during Operating mode WDT wake-up during SLEEP mode Wake-Up on pin change during SLEEP mode *P: Previous status before reset Table 7 The Status of T and P Being Affected by Events. Event Power on WDTC instruction WDT time-out SLEP instruction Wake-Up on pin change during SLEEP mode *P: Previous value before reset
VDD
T 1 *P 1 0 0 1
P 1 *P 0 *P 0 0
T 1 1 0 1 1
P 1 1 *P 0 0
Oscillator
D CLK CLR
CLK
Power-on Reset
Voltage Detector
WDTE
WDT
WDT Timeout
Setup Time
RESET
/RESET
4.6 Interrupt
The EM78P156N has three falling-edge interrupts listed below: (1) TCC overflow interrupt (2) Port 6 Input Status Change Interrupt (3) External interrupt [(P60, /INT) pin]. Before the Port 6 Input Status Change Interrupt is enabled, reading Port 6 (e.g. "MOV R6,R6") is necessary. Each pin of Port 6 will have this feature if its status changed. Any pin configured as output or P60 pin configured as /INT is excluded from this function. The Port 6 Input Status Changed Interrupt can wake up the EM78P156N from the sleep mode if Port 6 is enabled prior to going into the sleep mode by executing SLEP. When the chip wakes-up, the controller will continue to execute the succeeding address if the global interrupt is disabled or branch to the interrupt vector 008H if the global interrupt is enabled. RF is the interrupt status register that records the interrupt requests in the relative flags/bits. IOCF is an interrupt mask register. The global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. When one of the interrupts (enabled) occurs, the next instruction will be fetched from address 008H. Once in the interrupt service routine, the source of an interrupt can be determined by polling the flag bits in RF. The interrupt flag bit must be cleared by instructions before leaving the interrupt service routine and before interrupts are enabled to avoid recursive interrupts. The flag (except ICIF bit) in the Interrupt Status Register (RF) is set regardless of the status of its mask bit or the execution of ENI. Note that the outcome of RF will be the logic AND of RF and IOCF (refer to Fig. 10). The RETI instruction ends the interrupt routine and enables the global interrupt (the execution of ENI). When an interrupt is generated by the INT instruction (enabled), the next instruction will be fetched from address 001H.
25
07.29.2004 (V1.2)
VCC
D /IRQn CLK
P R C L
Q _ Q RFRD
RF
Q _ Q
P R C L
D CLK IOCFWR
IOD
IOCF /RESET
IOCFRD
RFWR
4.7 Oscillator
1. Oscillator Modes
The EM78P156N can be operated in three different oscillator modes, such as External RC oscillator mode (ERC), High XTAL oscillator mode (HXT), and Low XTAL oscillator mode (LXT). User can select one of them by programming OSC and HLF in the CODE option register. Table 6 depicts how these three modes are defined. The up-most limited operation frequency of crystal/resonator on the different VDDs is listed in Table 7. Table 8 Oscillator Modes Defined by OSC and HLP Mode ERC(External RC oscillator mode) HXT(High XTAL oscillator mode) LXT(Low XTAL oscillator mode) <Note> 1. X, Dont care 2.The transient point of system frequency between HXT and LXY is around 400 KHz. OSC 0 1 1 HLF *X 1 0 HLP *X *X 0
26
07.29.2004 (V1.2)
Table 9 The Summary of Maximum Operating Speeds Conditions Two cycles with two clocks 5.0 20.0 VDD 3.0 Fxt max.(MHz) 8.0
Ext. Clock
Fig. 11 Circuit for External Clock Input In the most applications, pin OSCI and pin OSCO can connected with a crystal or ceramic resonator to generate oscillation. Fig. 12 depicts such circuit. The same thing applies whether it is in the HXT mode or in the LXT mode. Table 8 provides the recommended values of C1 and C2. Since each resonator has its own attribute, user should refer to its specification for appropriate values of C1 and C2. RS, a serial resistor, may be necessary for AT strip cut crystal or low frequency mode.
27
07.29.2004 (V1.2)
Table 10 Capacitor Selection Guide for Crystal Oscillator or Ceramic Resonator Oscillator Type Ceramic Resonators Frequency Mode HXT Frequency 455 kHz 2.0 MHz 4.0 MHz 32.768kHz 100KHz 200KHz 455KHz 1.0MHz 2.0MHz 4.0MHz C1(pF) 100~150 20~40 10~30 25 25 25 20~40 15~30 15 15 C2(pF) 100~150 20~40 10~30 15 25 25 20~150 15~30 15 15
28
07.29.2004 (V1.2)
Vcc Rext
OSCI
Cext
EM78P156N
Table 11 RC Oscillator Frequencies Cext Rext 3.3k 5.1k 10k 100k 3.3k 5.1k 10k 100k 3.3k 5.1k 10k 100k Average Fosc 5V,25C Average Fosc 3V,25C 3.92 MHz 2.67 MHz 1.39MHz 149 KHz 1.39 MHz 940 KHz 480 KHz 52 KHz 595 KHz 400 KHz 200 KHz 21 KHz 3.65 MHz 2.60 MHz 1.40 MHz 156 KHz 1.33 MHz 920 KHz 475 KHz 50 KHz 560 KHz 390 KHz 200 KHz 20 KHz
20 pF
100 pF
300 pF
<Note> 1. Measured on DIP packages. 2. For design reference only. 3. The frequency drift is about 30%
29
07.29.2004 (V1.2)
Word 0 Bit12~Bit0
Word 1 Bit12~Bit0
Bit 12 11 10 9:Not used. Reserved. The bit set to 1 all the time. Bit 8 (CLKS): Instruction period option bit. 0: two oscillator periods. 1: four oscillator periods. Refer to the section on Instruction Set. Bit 7(ENWDTB): Watchdog timer enable bit. 0: Enable 1: Disable Bit 6: Not used. Reserved. The bit set to 1 all the time. Bit 5 (HLF): XTAL frequency selection 0: XTAL2 type (low frequency, 32.768KHz) 1: XTAL1 type (high frequency) This bit will affect system oscillation only when Bit4 (OSC) is 1. When OSC is0, HLF must be 0. <Note>: The transient point of system frequency between HXT and LXY is around 400 KHz. Bit 4 (OSC):Oscillator type selection. 0:RC type 1:XTAL type (XTAL1 and XTAL2) Bit 3 (HLP): Power selection. 0: Low power 1: High power Bit 2~0 (PR2~PR0): Protect Bit PR2~PR0 are protect bits, protect type as following PR2 0 0 0 PR1 0 0 1 PR0 0 1 0 Protect Enable Enable Enable
30 07.29.2004 (V1.2)
0 1 1 1 1
1 0 0 1 1
1 0 1 0 1
2. Customer ID Register (Word 1) Bit 12~Bit 0 XXXXXXXXXXXXX Bit 12~0: Customers ID code
31
07.29.2004 (V1.2)
Vdd
32
07.29.2004 (V1.2)
Vdd EM78P156N Q1
/RESET
Vdd R1
40K
R2
33
07.29.2004 (V1.2)
(2) The I/O register can be regarded as general register. That is, the same instruction can operate on I/O register. The symbol "R" represents a register designator that specifies which one of the registers (including operational registers and general purpose registers) is to be utilized by the instruction. "b" represents a bit field designator that selects the value for the bit which is located in the register "R", and affects operation. "k" represents an 8 or 10-bit constant or literal value.
INSTRUCTION BINARY 0 0000 0000 0000 0 0000 0000 0001 0 0000 0000 0010 0 0000 0000 0011 0 0000 0000 0100 0 0000 0000 rrrr 0 0000 0001 0000 0 0000 0001 0001 0 0000 0001 0010 0 0000 0001 0011 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000 0000 0000 0000 0000 0001 0001 0001 0010 0010 0010 0010 0011 0011 0011 0011 0100 0100 0100 0100 0101 0101 0101 0101 0001 0001 01rr 1000 11rr 00rr 10rr 11rr 00rr 01rr 10rr 11rr 00rr 01rr 10rr 11rr 00rr 01rr 10rr 11rr 00rr 01rr 10rr 11rr 0100 rrrr rrrr 0000 rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr HEX 0000 0001 0002 0003 0004 000r 0010 0011 0012 0013 0014 001r 00rr 0080 00rr 01rr 01rr 01rr 01rr 02rr 02rr 02rr 02rr 03rr 03rr 03rr 03rr 04rr 04rr 04rr 04rr 05rr 05rr 05rr 05rr 06rr 06rr 06rr MNEMONIC NOP DAA CONTW SLEP WDTC IOW R ENI DISI RET RETI CONTR IOR R MOV R,A CLRA CLR R SUB A,R SUB R,A DECA R DEC R OR A,R OR R,A AND A,R AND R,A XOR A,R XOR R,A ADD A,R ADD R,A MOV A,R MOV R,R COMA R COM R INCA R INC R DJZA R DJZ R RRCA R RRC R RLCA R OPERATION No Operation Decimal Adjust A A CONT 0 WDT, Stop oscillator 0 WDT A IOCR Enable Interrupt Disable Interrupt [Top of Stack] PC [Top of Stack] PC, Enable Interrupt CONT A IOCR A AR 0A 0R R-A A R-A R R-1 A R-1 R ARA ARR A&RA A&RR ARA ARR A+RA A+RR RA RR /R A /R R R+1 A R+1 R R-1 A, skip if zero R-1 R, skip if zero R(n) A(n-1), R(0) C, C A(7) R(n) R(n-1), R(0) C, C R(7) R(n) A(n+1), STATUS AFFECTED None C None T,P T,P None <Note1> None None None None None None <Note1> None Z Z Z,C,DC Z,C,DC Z Z Z Z Z Z Z Z Z,C,DC Z,C,DC Z Z Z Z Z Z None None C C C
34
07.29.2004 (V1.2)
0 0110 11rr rrrr 0 0111 00rr rrrr 0 0 0 0 0 0 0 0111 0111 0111 100b 101b 110b 111b 01rr 10rr 11rr bbrr bbrr bbrr bbrr rrrr rrrr rrrr rrrr rrrr rrrr rrrr
06rr 07rr 07rr 07rr 07rr 0xxx 0xxx 0xxx 0xxx 1kkk 1kkk 18kk 19kk 1Akk 1Bkk 1Ckk 1Dkk 1E01 1Fkk
RLC R SWAPA R SWAP R JZA R JZ R BC R,b BS R,b JBC R,b JBS R,b CALL k JMP k MOV A,k OR A,k AND A,k XOR A,k RETL k SUB A,k INT ADD A,k
1 00kk kkkk kkkk 1 1 1 1 1 01kk 1000 1001 1010 1011 kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk
1 1100 kkkk kkkk 1 1101 kkkk kkkk 1 1110 0000 0001 1 1111 kkkk kkkk
R(7) C, C A(0) R(n) R(n+1), R(7) C, C R(0) R(0-3) A(4-7), R(4-7) A(0-3) R(0-3) R(4-7) R+1 A, skip if zero R+1 R, skip if zero 0 R(b) 1 R(b) if R(b)=0, skip if R(b)=1, skip PC+1 [SP], (Page, k) PC (Page, k) PC kA AkA A&kA AkA k A, [Top of Stack] PC k-A A PC+1 [SP], 001H PC k+A A
C None None None None None <Note2> None <Note3> None None None None None Z Z Z None Z,C,DC None Z,C,DC
<Note 1> This instruction is applicable to IOC5~IOC6, IOCB~IOCF only. <Note 2> This instruction is not recommended for RF operation. <Note 3> This instruction cannot operate under RF.
35
07.29.2004 (V1.2)
2.0 0.8
AC Testing : Input is driven at 2.4V for logic "1",and 0.4V for logic "0".Timing measurements are made at 2.0V for logic "1",and 0.8V for logic "0".
CLK
/RESET
Tdrh
TCC
Ttcc
36
07.29.2004 (V1.2)
37
07.29.2004 (V1.2)
6. ELECTRICAL CHARACTERISTICS
6.1 DC Electrical Characteristic
(Ta=25 C, VDD=5V5%, VSS=0V)
Symbol FXT ERC IIL VIH1 VIL1 VIHT1 VILT1 VIHX1 VILX1 VIH2 VIL2 VIHT2 VILT2 VIHX2 VILX2 VOH1 VOH1 VOL1 VOL1 IPH IPD ISB1 ISB2 ICC1 Parameter XTAL: VDD to 3V XTAL: VDD to 5V ERC: VDD to 5V Input Leakage Current for input pins Input High Voltage (VDD=5V) Input Low Voltage (VDD=5V) Input High Threshold Voltage (VDD=5V) Input Low Threshold Voltage (VDD=5V) Clock Input High Voltage (VDD=5V) Clock Input Low Voltage (VDD=5V) Input High Voltage (VDD=3V) Input Low Voltage (VDD=3V) Input High Threshold Voltage (VDD=3V) Input Low Threshold Voltage (VDD=3V) Clock Input High Voltage (VDD=3V) Clock Input Low Voltage (VDD=3V) Output High Voltage (Ports 5) Output High Voltage (Ports 6) (Schmitt trigger) Output Low Voltage(Port5) Output Low Voltage (Ports 6) (Schmitt trigger) Pull-high current Pull-down current Power down current Power down current Operating supply current (VDD=3V) at two cycles/four clocks Operating supply current (VDD=3V) at two cycles/four clocks Operating supply current (VDD=5.0V) at two cycles/two clocks Operating supply current (VDD=5.0V) at two cycles/four clocks Condition Two cycle with two clocks Two cycle with two clocks R: 5.1K, C: 100 pF VIN = VDD, VSS Ports 5, 6 Ports 5, 6 /RESET, TCC(Schmitt trigger) /RESET, TCC(Schmitt trigger) OSCI OSCI Ports 5, 6 Ports 5, 6 /RESET, TCC(Schmitt trigger) /RESET, TCC(Schmitt trigger) OSCI OSCI IOH = -12.0 mA IOH = -12.0 mA IOL = 12.0 mA IOL = 12.0 mA Pull-high active, input pin at VSS Pull-down active, input pin at VDD All input and I/O pins at VDD, output pin floating, WDT disabled All input and I/O pins at VDD, output pin floating, WDT enabled /RESET= 'High', Fosc=32KHz (Crystal type,CLKS="0"), output pin floating, WDT disabled /RESET= 'High', Fosc=32KHz (Crystal type,CLKS="0"), output pin floating, WDT enabled /RESET= 'High', Fosc=4MHz (Crystal type, CLKS="0"), output pin floating, WDT enabled /RESET= 'High', Fosc=10MHz (Crystal type, CLKS="0"), output pin floating, WDT enabled -50 25 -70 50 1 Min Typ. DC DC F30% 940 2.0 0.8 2.0 0.8 3.5 1.5 1.5 0.4 1.5 0.4 2.1 0.9 2.4 2.4 0.4 0.4 -240 120 2 15 15 20 30 Max 8.0 20.0 F30% 1 Unit MHz MHz KHz A V V V V V V V V V V V V V V V V A A A A A A
ICC2
25
35
ICC3
2.0
mA
ICC4
4.0
mA
38
07.29.2004 (V1.2)
16.8 16.8 0 20 50
Ta = 25C Ta = 25C
Cload=20pF
* N= selected prescaler ratio. * These parameters are characterizes but not tested.
39
07.29.2004 (V1.2)
Vih max (-40 to 85) Vih typ 25 Vih min (-40 to 85)
Vih/Vil (Volt)
1.5
0.5
Vil max (-40 to 85) Vil typ 25 Vil min (-40 to 85)
5 5.5
VDD (Volt)
40
07.29.2004 (V1.2)
1.5
Max(-40 to 85)
Vth (Volt)
Typ 25
Min(-40 to 85)
0.5
VDD (Volt)
41
07.29.2004 (V1.2)
Voh/Ioh (5V)
Voh/Ioh (3V)
-5
-2
Ioh (mA)
Typ 25
-15
Ioh (mA)
-10
Min 85
-4
Min 85
Typ 25
-6
Min -40
-20
-8
Min -40
Voh (Volt)
Voh (Volt)
Vol/Iol (5V)
Vo l/Io l (3 V)
100 90 80 70 60
Max -40
45
Max -40
40 35
Typ 25
30
Typ 25
Iol (mA)
Iol (mA)
50 40 30 20 10 0 0 0.5 1 1.5 2
Min 85
25
Min 85
20 15 10 5 0
2.5
0.5
1.5
2.5
Vol (Volt)
Vol (Volt)
43
07.29.2004 (V1.2)
40
35
Max 85
30
WDT period(mS)
25
Max 70 Typ 25
20
Min 0
15
Min -40
10
0 2 3 4 5 6
VDD (Volt)
Fig. 23 WDT time out period vs. VDD, perscaler set to 1:1
R = 3.3K
R = 5.1K
R = 10K
R = 100K
0 3 3.5 4 VDD (Volt) 4.5 5 5.5
VDD = 5V VDD = 3V
Fig. 25 Typical RC OSC Frequency vs. VDD (R and C are ideal components)
45
07.29.2004 (V1.2)
Four conditions exist with the Operating Current ICC1 to ICC4. These conditions are as follows: ICC1: VDD=3V, Fosc=32K Hz, 2 clocks, WDT disable ICC2: VDD=3V, Fosc=32K Hz, 2 clocks, WDT enable ICC3: VDD=5V, Fosc=4M Hz, 2 clocks, WDT enable ICC4: VDD=5V, Fosc=10M Hz, 2 clocks, WDT enable
Current (uA)
9 6 3 0 -40 -20
20
40
60
80
Temperature ()
Current (uA)
15 12 9 6 -40 -20
20
40
60
80
Temperature ()
Typ ICC4
Current (mA)
Typ ICC3
Temperature ()
Max ICC4
Current (mA)
Max ICC3
Temperature ()
47
07.29.2004 (V1.2)
Two conditions exist with the Standby Current ISB1 and ISB2. These conditions are as follows: ISB1: VDD=5V, WDT disable ISB2: VDD=5V, WDT enable
Current (uA)
8 6 4 2 0 -40 -20 0
Typ ISB2
Typ ISB1
20
40
60
80
Temperature ()
Max ISB2
Current (uA)
8 6 4 2 0 -40 -20 0 20 40 60 80
Max ISB1
Temperature ()
48
07.29.2004 (V1.2)
49
07.29.2004 (V1.2)
I(mA)
1.5 1.25 1 0.75 0.5 0.25 0 2.3 2.8 3.3 3.8 4.3 4.8 5.3
Voltage(V)
Fig. 34 Operating current range (based on high Freq. @ =25) vs. Voltage
I(uA)
Voltage(V)
Fig. 35 Operating current range (based on low Freq. @ =25) vs. Voltage
50
07.29.2004 (V1.2)
I(mA)
1.5 1.25 1 0.75 0.5 0.25 0 2.3 2.8 3.3 3.8 4.3 4.8 5.3
Voltage(V)
Fig. 36 Operating current range (based on high Freq. @ =25) vs. Voltage
I(uA)
Voltage(V)
Fig. 37 Operating current range (based on high Freq. @ =25) vs. Voltage
51
07.29.2004 (V1.2)
APPENDIX
Package Types:
OTP MCU EM78P156NP EM78P156NM EM78156NAS EM78156NKM Package Type DIP SOP SSOP SSOP Pin Count 18 18 20 20 Package Size 300 mil 300 mil 209 mil 209 mil
52
07.29.2004 (V1.2)
Package Information
18-Lead Plastic Dual in line (PDIP) 300 mil
53
07.29.2004 (V1.2)
54
07.29.2004 (V1.2)
55
07.29.2004 (V1.2)
High temperature /high TA=85 , RH=85%TD(durance)=168 ,500 Hrs humidity test High-temperature storage life High-temperature operating life Latch-up ESD(HBM) TA=150, TD(durance)=500,1000Hrs TA=125 , VCC=Max. operating voltage, TD(durance) =168,500,1000Hrs TA=25, VCC=Max. operating voltage, 150mA/20V TA=25, 3KV IP_ND,OP_ND,IO_ND IP_NS,OP_NS,IO_NS ESD(MM) TA=25, 300V IP_PD,OP_PD,IO_PD, IP_PS,OP_PS,IO_PS, VDD-VSS(+),VDD_VSS (-)mode
56
07.29.2004 (V1.2)
Parameter Power on reset time Vdd Voltage drop time Vdd Voltage rise time
Condition Vdd = 5V, -40 to 85 Vdd = 5V, -40 to 85 Vdd = 5V, -40 to 85
Min. 10.5 -
Typ. 16.8 -
Max. 22 1* 1**
Unit ms us us
* Tvd is the period of Vdd voltage less than POR voltage. ** Tvr is the period of Vdd voltage higher than 5.5 volts.
57
07.29.2004 (V1.2)
ELAN (HEADQUARTER) MICROELECTRONICS CORP., LTD. Address : No. 12, Innovation 1st. Rd. Science-Based Industrial Park, Hsinchu City, Taiwan. Telephone: 886-3-5639977 Facsimile : 886-3-5639966 ELAN (H.K.) MICROELECTRONICS CORP., LTD. Address : Rm. 1005B, 10/F, Empire Centre, 68 Mody Road, Tsimshatsui, Kowloon, Hong Kong. Telephone: 852-27233376 Facsimile : 852-27237780 E-mail : elanhk@emc.com.hk ELAN MICROELECTRONICS SHENZHEN, LTD. Address : SSMEC Bldg. 3F , Gaoxin S. Ave. 1st , South Area , Shenzhen High-tech Industrial Park., Shenzhen Telephone: 86-755-26010565 Facsimile : 86-755-26010500 ELAN MICROELECTRONICS SHANGHAI, LTD. Address : #23 Building No.115 Lane 572 BiBo Road. Zhangjiang, Hi-tech Park, Shanghai Telephone: 86-21-50803866 Facsimile : 86-21-50804600 Elan Information Technology Group. Address: 1821 Saratoga Avenue, suite 250, Saratoga, CA 95070, USA Telephone: 1-408-366-8225 Facsimile : 1-408-366-8220 Elan Microelectronics Corp. (Europe) Address: Dubendorfstrasse 4, 8051 Zurich, Switzerland Telephone: 41-43-2994060 Facsimile : 41-43-2994079 Email : info@elan-europe.com Web-Site : www.elan-europe.com
Copyright 2004 ELAN Microelectronics Corp. All rights reserved. ELAN owns the intellectual property rights, concepts, ideas, inventions, know-how (whether patentable or not) related to the Information and Technology (herein after referred as " Information and Technology") mentioned above, and all its related industrial property rights throughout the world, as now may exist or to be created in the future. ELAN represents no warranty for the use of the specifications described, either expressed or implied, including, but not limited, to the implied warranties of merchantability and fitness for particular purposes. The entire risk as to the quality and performance of the application is with the user. In no even shall ELAN be liable for any loss or damage to revenues, profits or goodwill or other special, incidental, indirect and consequential damages of any kind, resulting from the performance or failure to perform, including without limitation any interruption of business, whatever resulting from breach of contract or breach of warranty, even if ELAN has been advised of the possibility of such damages. The specifications of the Product and its applied technology will be updated or changed time by time. All the information and explanations of the Products in this website is only for your reference. The actual specifications and applied technology will be based on each confirmed order. ELAN reserves the right to modify the information without prior notification. The most up-to-day information is available on the website http://www.emc.com.tw.
58
07.29.2004 (V1.2)