Professional Documents
Culture Documents
Unit III
1 Design a module of an up-down counter and a test bench
2 With an example explain how the INITIAL construct used in Verilog
3 Explain how the ALWAYS statements are used in Verilog
4 Design a counter module and test bench to illustrate the use of WAIT
Unit IV
1 Explain with example how assign and net declarations can be combined
2 Write the operator precedence for unary, binary and ternary operators
3 Draw the basic functional unit of a dynamic shift register
4 Differentiate between regular and resistive switches in Verilog.
Unit V
1 Illustrate the differences between *> and => operators
2 Why specparam construct is used in specify block Explain. Also compare specparam and
parameter.
3 Explain recursive function with example- 6M
4 Briefly explain combinational and sequential UDPs in Verilog. write Verilog module for D
latch using UDP.