26 views

Uploaded by vpsampath

yield

save

You are on page 1of 16

**Yield Analysis & Product
**

Quality

n

n

n

n

n

n

n

**Yield and manufacturing cost
**

Clustered defect yield formula

Yield improvement

Defect level

Test data analysis

Example: SEMATECH chip

Summary

Original slides copyright by Mike Bushnell and Vishwani Agrawal

1

Fraction (or percentage) of good chips produced in a manufacturing process is called the yield. A chip with no manufacturing defect is called a good chip. Cost of a chip: Cost of fabricating and testing a wafer -------------------------------------------------------------------Yield x Number of chip sites on the wafer 2 . Yield is denoted by symbol Y.VLSI Chip Yield n n n n A manufacturing defect is a finite chip area with electrically malfunctioning circuitry caused by errors in the fabrication process.

77 3 .55 Clustered defects (VLSI) Wafer yield = 17/22 = 0.Clustered VLSI Defects Good chips Faulty chips Defects Wafer Unclustered defects Wafer yield = 12/22 = 0.

p (x ) is a delta function (max. p (x ) is Poisson distr. (no clustering) 4 . ---------------------x ! Γ (α) (1+Ad /α) α+x where Γ is the gamma function α =0.Yield Parameters n n n n Defect density (d ) = Average number of defects per unit of chip area Chip area (A) Clustering parameter (α) Negative binomial distribution of defects.. p (x ) = Prob (number of defects on a chip = x ) Γ (α+x ) (Ad /α) x = ------------. clustering) α = ∞ .

Y = 0.37 too pessimistic ! 5 . Y = 0.0.Y=e ∞ .Ad . α = 0.Yield Equation Y = Prob ( zero defect on a chip ) = p (0) Y = ( 1 + Ad / α ) − α Example: Ad = 1.0. α = ∞.58 Unclustered defects: α = Example: Ad = 1.5.

DL is a measure of the effectiveness of tests. DL is measured as parts per million (ppm). 6 .Defect Level or Reject Ratio n n n n Defect level (DL) is the ratio of faulty chips among the chips that pass tests. DL is a quantitative measure of the manufactured product quality. For commercial VLSI chips a DL greater than 500 ppm is considered unacceptable.

From test data: Fault coverage of tests and chip fallout rate are analyzed. The number of returned chips normalized to one million chips shipped is the DL. 7 .Determination of DL n n From field return data: Chips failing in the field are returned to the manufacturer. A modified yield model is fitted to the fallout data to estimate the DL.

β 8 .Modified Yield Equation n n Three parameters: n Fault density.0) remove all faulty chips. β n Stuck-at fault coverage. Y = Y (1) = (1 + Af / β) . T The modified yield equation: Y (T ) = (1 + TAf / β) . f = average number of stuck-at faults per unit chip area n Fault clustering parameter.β Assuming that tests with 100% fault coverage (T =1.

Af is the average number of faults on the chip of area A. β is the fault clustering parameter. 9 .Y (1) DL (T ) = -------------------Y (T ) β ( β + TAf ) = 1 . Af and β are determined by test data analysis.Defect Level Y (T ) .-------------------β ( β + Af ) Where T is the fault coverage of tests.

99.45µ CMOS. some parts 50MHz 0. 9.Example: SEMATECH Chip n n n n n n n n Bus interface controller ASIC fabricated and tested at IBM. 3. Vermont 116.3V.8mm area Full scan.000 equivalent (2-input NAND) gates 304-pin package.4mm x 8.466 chips tested at 2. 249 I/O Clock: 40MHz.79% fault coverage Advantest 3381 ATE. 18.5MHz test clock Data obtained courtesy of Phil Nigh (IBM) 10 . Burlington.

Stuck-at fault coverage Test Coverage from Fault Simulator Vector number 11 .

Measured chip fallout Measured Chip Fallout Vector number 12 .

7623 Measured chip fallout Y (T ) for Af = 2. fault coverage Y (1) = 0.Chip fallout and computed 1-Y (T ) Model Fitting Chip fallout vs.1 and β = 0. T 13 .083 Stuck-at fault coverage.

23%) Stuck-at fault coverage (%) 14 .700 ppm (Y = 76.Computed DL Defect level in ppm 237.

fault coverage ~ 99% 15 . defect density (d ) and clustering parameter (α) Yield drops as chip area increases. low yield means high cost Fault coverage measures the test quality Defect level (DL) or reject ratio is a measure of chip quality DL can be determined by an analysis of test data For high quality: DL < 500 ppm.Summary n n n n n n VLSI yield depends on two process parameters.

Walker. "Critical Area and Fault Probability Prediction. 16 . ed. M. .contains exhaustive survey of all yield modeling research from the beginning in 1960 to 1987. Pineda de Gyvez and D. J. Pradhan." in Integrated Circuit Manufacturability: The Art of Process and Design Integration. IEEE Press.review of methods through 1998.. M. VLSI Yield Simulation for Integrated Circuits. 1987.Yield References n n D. H. Kluwer Academic Publishers. Walker. 1998. . D. H. Boston.

- Practice ProblemsUploaded byalokjadhav
- Lecture 2Uploaded byvpsampath
- lect14Uploaded byshireesh12345
- EC2354 2marksJDJDDJAWSUploaded bydelkatty1
- 07A7EC32-VLSIDESIGNUploaded by9010469071
- Through Silicon via Ts v 3Uploaded byShriram Shastri
- Vlsi Intro 2010Uploaded byarthicse
- ComputersUploaded byKarla Francia Mercado
- UARUploaded bySiva Sreeramdas
- 2004mar01 Icd Rfd TaUploaded byshahpinkal
- jstv2n1p10Uploaded byfaizal99
- Seminar Report on VLSIUploaded byGaurav Jaiswal
- Microfab - Class 2 - Intro IIUploaded bybhawna
- Product Catalogue Solar Cell IndosolarUploaded byknrengineers
- dfyhkUploaded byiprateek
- [SiC-En-2013-21] Silicon Carbide (SiC) Antennas for High-Temperature and High-Power ApplicationsUploaded bynuaa_qhh
- Vlsi TestingUploaded bySriram
- Astronomy Class Essay Draft.docxUploaded byAnonymous GqmfJe
- logic gatesUploaded bypriyadarshan sundar
- DK2010012009101-EnglishForME_Chap01Uploaded byPaul Choi
- Basic ElectronicUploaded bySaleh Almazroui
- Vlsi Info SourcesUploaded byAnonymous dUVemfQOP
- Wafer PreparationUploaded byVimal
- 036Uploaded bydenghuei
- A Fault Detection and Tolerance Architecture for Post-Silicon Skew Tuning - 2015Uploaded bymtechprojects
- NomiUploaded byAmna Shaukat
- Tp Advanced IC Packaging Technology OverviewUploaded byalbertsdeguzman
- cvcvcUploaded byChristopher Mckinney
- DPNOC 2014Uploaded bykirankrishna25
- ACPUploaded byAbhishek Jain

- Research Break DownUploaded byvpsampath
- Ch2-bootloader.pdfUploaded byvpsampath
- 355818717-03-Elektor-USA-May-June-2015-pdf.pdfUploaded byvpsampath
- UsersManual_23xxUploaded byvpsampath
- Biomedical Applications of MemsUploaded byvpsampath
- tcs_hitech_whitepaper_Trends-Implications-Embedded-Systems-Development.pdfUploaded byvpsampath
- A sample proposal with comment.pdfUploaded byvpsampath
- stx_cookbook.pdfUploaded byvpsampath
- 1Cmos Mixed IcUploaded byvpsampath
- 127883077-VLSI-Interview-Questions1.pdfUploaded byvpsampath
- Component InstantiatonUploaded byvpsampath
- 1-s2.0-S1877050916314752-mainUploaded byvpsampath
- A sample proposal with comment.pdfUploaded byvpsampath
- AGLW_Edimburgh_Evidence_v5.pdfUploaded byvpsampath
- A sample proposal with comment.pdfUploaded byvpsampath
- zynq-zc702-base-trd.pdfUploaded byvpsampath
- Ug940 Vivado Tutorial Embedded DesignUploaded byvpsampath
- ug1145-sdk-system-performance.pdfUploaded byvpsampath
- IJRET20140315066.pdfUploaded byvpsampath
- dynamic-power-reduction-of-digital-circuits-by-clock-gating-0976-4860-4-79-88.pdfUploaded byvpsampath
- Reducing Power Consumption Using Clock Gating Technique in FlipflopUploaded byvpsampath
- Wp370 Intelligent Clock GatingUploaded byvpsampath
- 20180122_achronixUploaded byvpsampath
- oslib_rmUploaded byvpsampath
- 5 Design and Simulation of ZIGBEE Transmitter Using Verilog.pdfUploaded byvpsampath
- 3d ControllerUploaded byvpsampath
- AHB Example AMBA SYstem.pdfUploaded byvpsampath
- hdl_dg.pdfUploaded byvpsampath
- Zyng Base ExpUploaded byvpsampath
- Ug1228 Ultrafast Embedded Design Methodology GuideUploaded byvpsampath