Professional Documents
Culture Documents
I. INTRODUCTION
Energy efficiency is one of the most important
issues to address in todays System-on-Chip designs.
Among the techniques known in the refered papers to
reduce power consumption, those based on power
supply voltage reduction are considered very effective
even though they can severely penalize speed
performances.
An alternative approach, known as the multi-supply
voltage domain technique which consists of
partitioning the design into separate voltage domains
(or voltage islands), each operating at a proper power
supply voltage level depending on its timing
requirements. Time-critical domains run at higher
power supply voltage (VDDH) to maximize the
performance, whereas noncritical sections work at
lower power supply voltage (VDDL) to improve
power efficiency. For extremely low-power
applications, the presence of sections of the system
operating in a sub-threshold regime is a valuable
option. A key challenge in the design of efficient
www.ijsret.org
236
International Journal of Scientific Research Engineering & Technology (IJSRET), ISSN 2278 0882
Volume5, Issue4, April 2016
W/L(um)
0.3/0.2
0.18/0.2
0.3/0.2
0.18/0.2
0.6/0.2
0.6/.02
www.ijsret.org
237
International Journal of Scientific Research Engineering & Technology (IJSRET), ISSN 2278 0882
Volume5, Issue4, April 2016
www.ijsret.org
238
International Journal of Scientific Research Engineering & Technology (IJSRET), ISSN 2278 0882
Volume5, Issue4, April 2016
VD
Mim.
Dela
Etr.
DH
VDL
(pJ)
(v)
(ns)
Result
(v)
[6]
0.35um
0.23
10^4
5.8
Measured
[5]
0.18um
1.8
0.13
10^4
300
Measured
[3]
0.13um
1.2
0.18
57.9
N.A.
Measured
[1]
0.13um
1.2
0.1
50
25
Measured
[1]*
90mm
0.1
43.2
0.18
Pre-layout
3
[4]
90mm
0.1
18.4
0.09
Pre-layout
4
[4]*
90mm
0.1
*
Pro
pos
90mm
0.18
18.7
0.08
21.8
0.07
Pre-layout
Post-layout
ed
www.ijsret.org
239
International Journal of Scientific Research Engineering & Technology (IJSRET), ISSN 2278 0882
Volume5, Issue4, April 2016
[4]
[5]
[6]
[7]
IV. CONCLUSION
New low-power LS suitable for robust logic voltage
shifting from near/sub-threshold to above threshold
domain. The proposed circuit exploits proper design
strategies to limit energy and static power
consumption. Thanks to these features, when used for
sub-threshold to above threshold voltage conversion,
the proposed design exhibits the lowest static power
and energy consumption with respect to previously
proposed LSs that use similar design parameters.
Moreover, even though the novel LS is optimized for
low power consumption, it also reaches high-speed
performances and supports a wide voltage conversion
range.
REFERENCES
[1] T.-H. Chen, J. Chen, and L. T. Clark,
Subthreshold to above threshold level shifter
design, J. Low Power Electron., vol. 2, no. 2, pp.
251258, Aug. 2006.
[2] B. Zhai, S. Pant, L. Nazhandali, S. Hanson, J.
Olson, A. Reeves, M. Minuth, R. Helfand, T.
Austin, D. Sylvester, and D. Blaauw, Energy
efficient processor design, IEEE Trans. Very
Large Scale Integr. (VLSI) Syst., vol. 17, no. 8,
pp. 11271137, Aug. 2009.
[3] S. N. Wooters, B. H. Calhoun, and T. N. Blalock,
An energy-efficient subthreshold level converter
in 130-nm CMOS, IEEE Trans. Circuits Syst. II,
www.ijsret.org
240