Scribd Logo
Upload

Welcome to Scribd!

  • CTS Spec 2

    Uploaded by

    Sneha Tutika
    17 views1 page
    This document configures analysis views, creates different route types, sets preferred buffer and inverter cells, enables the use of inverters over buffers, sets clock constraints, and allows exceptions to be set for pins.

    Original Description:

    .

    Original Title

    CTS_Spec_2

    Copyright

    © © All Rights Reserved

    Available Formats

    TXT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document configures analysis views, creates different route types, sets preferred buffer and inverter cells, enables the use of inverters over buffers, sets clock constraints, and allows exceptions to be set for pins.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    17 views1 page

    CTS Spec 2

    Uploaded by

    Sneha Tutika
    This document configures analysis views, creates different route types, sets preferred buffer and inverter cells, enables the use of inverters over buffers, sets clock constraints, and allows exceptions to be set for pins.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    set_analysis_view -setup {func_max_setup scan_max_setup} -hold {func_min_hold sc

    an_min_hold}
    ## NDR
    create_route_type -name leaf_rule -non_default_rule CTS_2W1S
    -top_preferred_layer M5 -bottom_preferred_layer M4
    create_route_type -name trunk_rule -non_default_rule CTS_2W2S
    -top_preferred_layer M7 -bottom_preferred_layer M6
    -shield_net VSS -bottom_shield_layer M6
    create_route_type -name top_rule -non_default_rule CTS_2W2S
    -top_preferred_layer M9 -bottom_preferred_layer M8
    -shield_net VSS -bottom_shield_layer M8
    ## Preferred Buffers and Inverters
    set_ccopt_property buffer_cells { BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 }
    set_ccopt_property inverter_cells { INVX12 INVX8 INVX6 INVX4 INVX2 }
    set_ccopt_property clock_gating_cells { PREICGX12 PREICG8 PREICGX6 PREICGX4 }
    ## Setting to use inverters in preference to buffers
    set_ccopt_property use_inverters true
    ## Constraints to build clock
    set_ccopt_property target_max_trans 100ps
    set_ccopt_property target_skew 50ps
    ## Exceptions
    set_ccopt_property

    pin pin_name sink_type ignore | stop | exclude

    You might also like