Professional Documents
Culture Documents
General purpose IC
Precision timing
Pulse generation
Sequential timing
Time delay
Pulse width modulation
Linear ramp generation
The 555 circuit
Astable
Monostable
Can sink or source current up to 200mA!
The 555 circuit R S Qbar
1 0 1
0 1 0
(2/3)V+
0 0
Don’t
care:
previous
state
(1/3)V+
Buffer to sink or
source
Discharge capacitor,
not shown
v(t ) V (1 e T / RC )
2 3 V
V (1 e T / RC )
so
V T RC ln( 3) 1.1RC
1 1 1
f
T TC TD 0.693( RA 2 RB )C
RA RB
Duty Cycle
RA 2 RB