You are on page 1of 30

Intro. & Const.

of Multiplexers and their related Circuits


Faculty of Engineering - UCP

Logic Design & Switching Theory


Prof. Mohammad Salman Aslam
Faculty of Engineering
University of Central Punjab

Lecture No: 13
Introduction & Construction of Multiplexers –
Basic 2 to1– 4 to 1 – 8 to 1 Multiplexers –
Cascading MUXs for Larger Circuit Designs 1
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Functional Blocks
Faculty of Engineering - UCP

• Digital systems consists of


many components (blocks)
• Useful blocks needed in many
designs
• Arithmetic blocks
• Encoders
Examples
• Decoders of
• Multiplexers MSI devices

• Demultiplexers

iPhone motherboard (torontophonerepair.com)


2
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Multiple Sources Selector Single Destination
Faculty of Engineering - UCP

MP3 Player
Docking Station

D0
Laptop

MUX
D1
Sound Card Y
D2

D3

Surround Sound System

Digital B A Selected Source


Satellite
0 0 MP3
0 1 Laptop
1 0 Satellite
Digital
Cable TV 1 1 Cable TV 3
3
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


 Multiplexer or (MUX) is a type of combinational based
Faculty of Engineering - UCP

circuit where “Selects” binary information from one of many


input lines and directs it to a single output line.
 MUX is also known as the “Data Selector” circuit,
 Selection is controlled by a particular set of inputs lines whose
number depends on the number of the data input lines.
 For a 2n-to-1 multiplexer, there are 2n data input lines and n
selection lines whose bit combination determines which input
is selected.
OR
 A Multiplexer is a combinational circuit which has a single
output and it directs one of 2n input to the output. Choosing
which input is directing to output is done using n select lines
4
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


 A multiplexer (MUX) is a digital switch which connects
Faculty of Engineering - UCP

data from one of n sources to the output.


 A number of select inputs determine which data source is
connected to the output. 1Y
D0
Multiplexer
Enable EN
s bits 2Y
Select SEL D1
Data
b bits output . .
D0
Y . .
b bits
D1 . .
bY
n Data . Dn-1
Sources .
b bits
Dn-1 SEL EN 5
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Faculty of Engineering - UCP

Enable

2n Data One Data


Inputs Output

n Input
Select Lines
6
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Basic 2x1 Multiplexer (MUX)

Faculty of Engineering - UCP

A basic 2x1 multiplexer (MUX) has 2 inputs, 1 output and 1 select line

D0 D0
2x1
Y Y
D1 MUX D1

S0
Logic Circuit Diagram
D0 D 1 S0 Y S0 Y
d0 d1 0 d0 0 D0
d0 d1 1 d1 1 D1
S0
• Y=D0 for S0=0, and Y=D1 for S0=1
• Minimizing will result in: Y = S0’.D0 + S0.D1
Logic circuit Equation
7
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Basic 4x1 Multiplexer (MUX)
Faculty of Engineering - UCP

D0

MUX
D1
Y
D2

D3

B A

B A Y

0 0 D0

0 1 D1

1 0 D2

1 1 D3
8
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


D0
Faculty of Engineering - UCP

D1
Input
Data
D2

D3

A
Select
Line
B

Y Output
9 9
D0 D1 D2 D3 D0 D1 D2 D3 Data
Intro. & Const. of Multiplexers and their related Circuits
Faculty of Engineering - UCP

Basic 4x1 Multiplexer (MUX)


Introduction & Construction of Multiplexers

10
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Faculty of Engineering - UCP

Figure: Basic 4x1 Multiplexer (MUX) Waveform Diagram


11
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Basic 4x1 Multiplexer (MUX)
Faculty of Engineering - UCP

• A 4x1 MUX has 4 input lines (D0, D1, D2, D3) , 1 output Y, and 2 Select
Lines (S0, S1)
• The output for different select values is defined as:

S0S1 = 00, Y = D0
S0S1 = 01, Y = D1
S0S1 = 10, Y = D2
S0S1 = 11, Y = D3

Y = S1S0D0 + S1S0D1 + S1S0D2 + S1S0D3

• The output Y depends on the minterms of the Select lines

12
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Basic 4x1 Multiplexer (MUX)
Faculty of Engineering - UCP

• A basic 4X1 multiplexer (MUX) has 4 inputs, 1 output and 2 select line
Inputs Inputs
I0 I0
0
I1 4:1 I1
1
MUX Mux Y
I2 2 Y I2
Output
I3 3 I3
S1 S0
S1 S 0
Block Diagrams for 4X1 MUX
select select
I0 I1 I2 I3 S1 S0 Y S1 S0 Y
d0 d1 d2 d3 0 0 d0 0 0 I0
d0 d1 d2 d3 0 1 d1 0 1 I1
d0 d1 d2 d3 1 0 d2 1 0 I2
d0 d1 d2 d3 1 1 d3 1 1 I3
Truth table for a 4-to-1 multiplexer 13
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers

Basic 4x1 Multiplexer (MUX) Circuit


Faculty of Engineering - UCP

I0 I0

I1 I1
Y Y
I2 I2

I3 I3

0 1 2 3
2-to-4
Decoder

S1 S0 S1 S0

Figure: Const. of 4-to1 Multiplexer using 2-to-4 Decoder 14


Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Construction of Larger Multiplexers using smaller Multiplexers
Faculty of Engineering - UCP

 Larger multiplexers can be constructed from smaller ones.


 An 8-to-1 multiplexer can be constructed from smaller
multiplexers as shown:
I0
I1
S2 S1 S0 Y
4:1
I2 MUX 0 0 0 I0
I3 0 0 1 I1
2:1 0 1 0 I2
S1 S0 MUX Y 0 1 1 I3
I4 1 0 0 I4
I5 4:1 1 0 1 I5
I6 MUX 1 1 0 I6
S2
I7 1 1 1 I7

S1 S0 15
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Construction of Larger Multiplexers using smaller Multiplexers
Faculty of Engineering - UCP

 A 16-to-1 multiplexer can be constructed from five 4-to-1


multiplexers:

16
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers

Quad 2x1 MUX


Faculty of Engineering - UCP

A0
• A MUX for two 4-bit
A1
numbers.
A2 Y0
• Has a 4-bit output and a QUAD
A3 Y1
single select line
B0 2X1 Y2
• Y = A If S0 = 0
B1 MUX Y3
• Y = B if S0 = 1 B2
B3

S0

17
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Quad 2x1 MUX
Faculty of Engineering - UCP

• Can be built using four 2x1 MUXes

A0 2x1 A1 2x1
Y0 Y1
B0 MUX B1 MUX

S0 S0
A2 2x1 A3 2x1
Y2 Y3
B2 MUX B3 MUX

S0 S0

18
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Standard MSI Multiplexer Example
Faculty of Engineering - UCP

74151A 8-to-1 multiplexer.

19
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Multiplexer based Design examples
• A MUX can be used to implement any function expressed using
Faculty of Engineering - UCP

its minterms
 Example 1: Implement F(A,B,C)=∑(1,2,6,7) using MUXes
 Solution1: We can use a MUX with the number of select lines
equal to the number of input variables of the function. Since this
function has 3 input variables, it will require 3 select lines, i.e.
an 8x1 MUX A B C F
0 0 0 0
0 0 1 1
0 1 0 1
F(A,B,C)=∑(1,2,6,7)
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 1
20
1 1 1 1
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


MUX-based Design (n-Select lines)
Faculty of Engineering - UCP

F(A,B,C)=∑(1,2,6,7)

A B C F D0
0 0 0 0 D1
0 0 1 1 D2
0 1 0 1 D3
0 1 1 0 F
D4
1 0 0 0
D5
1 0 1 0 S
D6
S1 0
1 1 0 1 S2
1 1 1 1 D7

A B C
21
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


MUX-based Design (n-Select lines)
Faculty of Engineering - UCP

F(A,B,C)=∑(1,2,6,7)

A B C F 0 D0
0 0 0 0 1 D1
0 0 1 1 1 D2
0 1 0 1 0 D3
0 1 1 0
0
F
D4
1 0 0 0
0 D5
1 0 1 0 S
1 D6
S1 0
1 1 0 1 S2
1 D7
1 1 1 1

A B C
22
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


MUX-based Design (n-1 Select lines)
Faculty of Engineering - UCP

• Implement the function F(A,B,C) =∑(1,2,6,7)


• We will use 2 select lines instead of the 3 required for the
three input variables

A  S1, B  S0

• The third variable C and its complement will serve as two


of the inputs to the MUX

23
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


MUX-based Design (n-1 Select lines)
Faculty of Engineering - UCP

 Combinational Circuit Implementation


- How to choose the selection inputs?
Fig. below shows how to Implement a Boolean Function with a Multiplexer

24
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


MUX-based Design (n-1 Select lines)
Faculty of Engineering - UCP

A B C F
0 0 0 0
F=C F(A,B,C)=∑(1,2,6,7)
0 0 1 1
0 1 0 1 C D0
F = C’ C’
0 1 1 0 D1
F
0 D2
1 0 0 0 S1 S0
F=0 1 D3
1 0 1 0
1 1 0 1 A B
F=1
1 1 1 1
25
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


MUX-based Design Examples
Faculty of Engineering - UCP

Example 2: Implement the function


F(A,B,C,D)=∑(1,3,4,11,12,13,14,15)
Solution: We can implement this function with 3 Select lines
=> an 8x1 MUX is required

26
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


A B C D F MUX-based Design Example 2 (cont.)
Faculty of Engineering - UCP

0 0 0 0 0 F=D
0 0 0 1 1
F(A,B,C,D)=∑(1,3,4,11,12,13,14,15)
0 0 1 0 0 F=D
0 0 1 1 1
0 1 0 0 1 F = D’ D D0
0 1 0 1 0 D1
0 1 1 0 0 F=0 D2
0 1 1 1 0 8x1 F
0 D3
1 0 0 0 0 F=0 D4 MUX
1 0 0 1 0
D5
1 0 1 0 0 F=D
1 D6
1 0 1 1 1
D7 S2 S1 S0
1 1 0 0 1 F=1
1 1 0 1 1
1 1 1 0 1 F=1
1 1 1 1 1 A B C 27
Intro. & Const. of Multiplexers and their related Circuits
Faculty of Engineering - UCP

Fig: Quadruple 2-to-1 Line Multiplexer


Introduction & Construction of Multiplexers

28
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers

 Multiplexer Expansion 0 0
Faculty of Engineering - UCP

1 1 4x1
- 8x1 Mux by two 4x1 Muxes 2 2 mux Y
& one 2x1 Mux 3 3
S0 S1
0
- 64x1 by four 16x1 & one 2x1
4x1? mux Y
4 0 1
5 1 4x1 S0
- 8x1 by two 4x1 with Enable
6 2 mux Y
and tri-state output? 7 3
S0 S1

S0 S1 S2 29
Intro. & Const. of Multiplexers and their related Circuits

Introduction & Construction of Multiplexers


Medium Scale Integration Multiplexers
Faculty of Engineering - UCP

4-to-1 MUX 8-to-1 MUX 16-to-1 MUX

Inputs Output (Y)


(and inverted output)

Select
Enable

30

You might also like