Optimizing the on-chip

communication architecture of low

power Systems-on-Chip in Deep
Sub-Micron technology

An optimized communication architecture will be required to interconnect them

efficiently. Many communication architectures have been proposed in the literature:
shared buses, bridged buses, segmented buses and
more recently, Networks-on-Chip.