Professional Documents
Culture Documents
Network Theory Electronics GATE IES PSU Study Materials PDF
Network Theory Electronics GATE IES PSU Study Materials PDF
CONTENT
1. BASIC CIRCUIT ELEMENTS AND THEORY ………………………….……………. 3-9
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
© 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
Network Theory-EC Postal Correspondence 4
8.854 r A
C pF
d
(b.) The charge q on capacitor results in an
electric field in the dielectric which is the
mechanism of energy storage.
(c.) Power and energy relation for capacitance
are as:
This illustrate that P is always positive and
dv d 1 2 cdv
that the energy is always increasing. This is P vi vc cv i
the energy dissipated by resistor. dt dt 2 dt
d 1 2
P cv
2. CAPACITANCE: dt 2
The circuit element that stores energy in an electric t2 t2
field is called capacitor. When variable voltage is Energy wc P dt v c dv dt
dt
applied to a terminal of capacitor, the energy is stored t1 t1
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
© 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
Network Theory-EC Postal Correspondence 5
t2 t Voltage induced across the inductor is
wc P dt 5 sin 400t dt di
t1 0
V L ………….. (A)
w c 12.5 1 cos 400 t m J
dt
{Voltage is induced when flux is varying}
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
© 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
Network Theory-EC Postal Correspondence 6
di Voltage & Current Source:
Solution: vL 15 cos 50 t V
dt The sources are of two types, one is independent
p vi 75sin(100t )W sources and other is dependent sources:
t t Independent sources:
w P dt 75sin100t dt
0 0 The voltage or current source in which the value of
w 0.75(1 cos100t ) J voltage or current remains constant, and does not
vary with other circuit element.
Ideal voltage and current sources:
Relationship of parameters:
Element Units Voltage Current Power
Ohms v Ri ( v P vi
i
() ohms R i2 R
Resistance law)
(a) In non ideal voltage source, the internal
Henry v L di i 1 vdt P vi resistance of voltage source is of finite value
dt L
(H) Ldi and is always in series with voltage source.
inductance
i
dt (b) In non ideal current source, the internal
resistance of current source is of finite value
Farad & is always in parallel with current source.
1 i c dv P vi
c
(F) v idt dt (c) V-source in series
Capacitance
vc dv
dt
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
© 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
Network Theory-EC Postal Correspondence 7
Distributed and Lumped Network:
In Lumped network, we can separate resistance,
inductance, and capacitance separately or single
element in one location is used to represent a
distributed resistance.
Example: A coil having large number of turns of
insulated wire has resistance throughout the length of
wire but only resistance at single plane represents the
distributed resistance.
In Distributed network, the circuit elements are not at
one location rather they are distributed.
Example: Transmission line, the resistance,
(d)
inductance and capacitance are distributed
throughout the length of Transmission line.
Note: In distributed network, the circuit elements
are represented as per unit length.
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
© 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
Network Theory-EC Postal Correspondence 8
Key points:
N
(a) N LI L Variable
I
a As the slope of the curve in both cases is C (inductance)
L and C is variable. So, the curve is not linear.
l
MMF l
S Reluctance= Average and rms (effective value):
S a Average value: The general periodic function y(t)
with period T has an average value Yav given as:
NIa N 2 a
L Self T
l l 1
Yav y (t )dt
inductance TO
(b) Also we know; Rms Value: The general periodic function y(t) with
di V period T has rms value Y rm s given as:
V L L Variable
dt di / dt T
1
T O
Yrms y 2 (t ) dt
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
© 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
Network Theory-EC Postal Correspondence 9
V
Thus L 3mH .
di / dt
Thus the element is inductor. (Examine the interval 4
< t < 6 ms L must be same)
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
© 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
Network Theory-EC Postal Correspondence 10
CHAPTER-2
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
© 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
Control System-EE Postal Correspondence Course 11
1. SOME BASIC TERMS:
1. Node: Any point in a circuit where the terminals of two or more elements are connected
together.
2. Branch: A branch is a part of circuit which extends from one node to other. A branch may
contain one element or several elements in series. It has two terminals.
3. Essential Node: If three or more elements are connected together at a node, then that node
sometimes called essential node.
4. Mesh: Any closed path which contains no other path within, called mesh.
5. Loop: A path which contain more than two meshes, called a loop. Thus a loop contains meshes
but a mesh does not contain loop.
Example 1: Consider the following circuit:
For any closed path in a network, Kirchhoff Voltage Law (KVL) state that the algebraic sum of the
voltage is zero.
Key points:
V iR 0
(c) While going opposite to direction of current, voltage drop across resistor is taken as positive
(+ve).
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Control System-EE Postal Correspondence Course 12
iR V 0
Va V1 Vb V2 V3 0
Or Va iR1 Vb iR2 iR3 0
Va Vb i ( R1 R2 R3 )
3. KIRCHOFF’S CURRENT LAW:
KCL states that the algebraic sum of currents at a node is zero. Alternatively the sum of currents entering
a node is equal to sum of currents leaving that node.
Key Points:
(a) It is based on the conservation of electric charge.
(b) i (t ) 0
(c) Sign convention is arbitrary.
(d) Current entering node are assigned +ve sign and current leaving node are assigned –ve sign.
Example: Write the KCL equation for the principal node shown in fig below:
i1 i3 i2 i4 i5.
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Control System-EE Postal Correspondence Course 13
The 3 passive circuit elements in series connection have same current i. The voltages across elements
are v1 , v2 , v3 .
Total voltage v v1 v2 v3 .
(a) Equivalent Resistance: When element is resistance :
v i ( R1 R2 R3 )
v i R eq .
R eq. R1 R 2 R 3
(c) Equivalent Capacitance :When the circuit element is capacitor in above circuit then,
1 1 1
v
c1 i dt i dt idt
c2 c3
1 1 1
v idt
c1 c2 c3
1
Ceq
v i dt
1 1 1 1
Then
Ceq c1 c2 c3
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Control System-EE Postal Correspondence Course 14
The 3 element are connected as shown in figure
(a) Equivalent Resistance: i i1 i2 i3
v v v
i
R1 R2 R3
1 1 1
i v
R1 R2 R3
1 1 1 1
Then
R eq R1 R2 R3
1 1 1
.....
Leq L1 L2
L1 L2
For two inductance L eq
L1 L2
C eq c1 c 2 ......
6. VOLTAGE DIVISION:
A set of series-connected resistor is referred as a voltage divider.
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Control System-EE Postal Correspondence Course 15
R1
v1 v
R2 R3 R1
R2
v2 v
R1 R2 R3
In voltage divider, voltage across one branch
7. CURRENT DIVISION:
A Parallel arrangement of resistors results in a current divider.
v v v v
i and i1
R1 R2 R3 R1
1
i1 R1
i 1 1 1
R1 R2 R3
R 2 R3 i
Thus i1
( R1 R 2 R 2 R3 R3 R1 )
R2 i
i1
R1 R2
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Control System-EE Postal Correspondence Course 16
12 8
Req. (Left) 5 9.8
20
63
Req. (Right) 2
9
Using current divider theorem:
2
I3 13.7 2.32 A
9.8 2
9.8 13.7
I4 11.38 A.
9.8 2
I 3 I1 I 2
8 2.32
I1 0.93 A, I 2 2.32 0.93 1.39 A.
12 8
I 4 I5 I6
3 11.38
I5 3.79 A. I 6 11.38 3.79 7.59 A
36
Example: 2: In the circuit shown, what is the power absorbed by each element.
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Control System-EE Postal Correspondence Course 17
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com