You are on page 1of 2

University Examination-Final

2 year, 1st semester (2013-2014)


nd

Course Code-E(CS)301 Total Marks – 100


Course Title- Analog & Digital Electronics Time Duration – 3 hrs
All the answer should be in brief and to the point.
Strike off all the blank pages of copy, after completing your work.
The units are indicated against the respective question on right hand side.
Start answering a new question from a fresh page, and all the parts of a question should be attempted at one place.

Group-A
(Answer any five questions.) [5 x 5=25]
1. Convert the following: [2.5*2]
(110011) gray  (?) 2
(i)

(ii) (2345)10  (?) excess 3code

Y=( A +B ) A B
2. (i) Draw the truth table for the following equation:

[2.5*2]
(ii) Add using the 2’s complement method: -19 & +35
3. How does the negative feedback reduce the gain of an amplifier? Derive an expression
& also, write the effects of a negative feedback system. [2.5*2]
4. What is a difference between a decoder and a demultiplexer? Briefly explain using their
graphical symbols. [2.5*2]
5. What is a 1-bit comparator? Draw its truth table and logic diagram. [2.5*2]
6. Why do you add an extra bit to digital information? Illustrate using a logic table. [2.5*2]
7. How do you convert a digital data into an analog signal? [5]

Group-B
(Answer any five questions.) [5 x 15=75]

F( A , B ,C )=B C +A C+BC+ A BC
8. (i) Express the following in the sum of product form:

[5]

F=∑ m (3,4,5,7,9 , 13 ,14 ,15)


(ii) Reduce the expression using K-map & implement the
simplified expression using basic gates. [10]
9. (i) What is the drawback of a half adder? How is it overcome by using a full-adder? Briefly
explain with the logic circuit. [9]
(ii) Implement a half-subtractor using two multiplexers. [6]

10. (i) Implement the following function using a multiplexer: F=∑ (0,1 ,3,4,8,9,15). [8]
m

Page 1 of 2
(ii) Briefly explain a 1:8 DMUX using its truth table and logic diagram. [7]
11. (i) How does a priority encoder encode a 4 input data lines into its binary equivalent? Explain
using its logic circuit diagram. [8]
(ii) Briefly explain a binary to octal decoder using its truth table & logic diagram. [7]

12. (i) What is a delay flip-flop? How does it differ from S-R flip-flop? [6]
(ii) How is a race around condition arisen using a JK flip-flop? Briefly explain using its circuit
diagram, truth table & characteristic table. [9]
13. (i) Justify the following statement using its circuit diagram, “ The Johnson counter has
2n states where n is the number of flip-flops used.” [7]
(ii) What are the types of a shift register? Briefly explain any one of them using its circuit
diagram, truth table & waveform. [8]
14. (i) How does an asynchronous counter count in an ascending order? Briefly explain using its
circuit diagram, truth table and waveform. [8]
(ii) How will you design the logic circuit of a synchronous mod-3 counter? [7]

Page 2 of 2

You might also like