Professional Documents
Culture Documents
Rev. No. 00
Total No. of Questions: 06] [Total No. of Printed Pages: 01
Faculty of Engineering
Q.1) (A) Using Tabular Method , obtain the minimal expression for :
[10M]
F =∑ m (6, 7, 8, 9) + d (10, 11, 12, 13, 14, 15).
(B) Design a combinational circuit to produce the 2’s complement of a
[08M]
4-bit binary number as a input.
OR
Q.2) (A) Design a combinational logic circuit to generate an odd parity bit
[06M]
for a 4-bit input.
(B) Use a multiplexer to implement the logic function F= A ʘ B ʘ C [06M]
(C) Design a full adder using 3:8 decoder and NAND gates. [06M]
Q.5) (A) Compare ‘If’ and ‘case’ statements. Write down the VHDL code
[08M]
for 4:1 MUX. (Use behavioral modeling).
(B) Write down the VHDL code for negative edge triggered JK flip-
[08M]
flop having preset & clear input.
OR
Q.6) (A) Write a VHDL code for D- flip-flop using synchronous &
[08M]
asynchronous reset input.
(B) What is difference between sequential & concurrent statements? [04M]
(C) What is VHDL? Write entity & architecture declaration for two
[04M]
input NAND gate.
**************************################################************************